


CHARLES ZHAO

Created: Nov 2022 Last Update: Dec 2022





SECURE CONNECTIONS FOR A SMARTER WORLD

Agenda


- HSE Overview
- HSE FW & Documentation
- HSE Memory Layout
- HSE Firmware Install & Update
- HSE OTA
- HSE Recovery Mode
- HSM FW Handshake
- HSE Key Management & Crypto Services
- HSE Secure Boot
- HSE Lifecycle & Host Debug Access
- Some Important Notes



HSE OVERVIEW



Overview



HSE NATIVE SECURITY SERVICES

Cryptographic functions

- Encryption / decryption
- MAC generation / verification
- Hashing
- Signature generation / verification

Secure Memory Regions (SMR)

- Memory verification at start-up (secure boot)
- Memory verification at run-time

Administration

- System initialization & configuration
- Functional tests
- Security policy manager
- Service updates & extension
- FW Update

Key management

- Key import & export
- Key generation
- Key derivation
- Key exchange
- SHE specification services

Monotonic counters

- Incrementing and reading volatile & non-volatile counters

Secure network protocols

- N/A

Random number generation

 Pseudo-random numbers based on true random seed




HSE CRYPTOGRAPHIC SERVICES

Service	Feature	Description
Cryptography	Ciphers	AES: ECB, CBC, CFB, OFB, CTR * Software implementation in S32K3
		RSAES: PKCS1-v1_5, OAEP
		ECIES
	Message Authentication Code (MAC)	AES: CMAC, GMAC, HMAC, FAST CMAC, CMAC with Counter
	Hashing	SHA1, SHA224, SHA256, *SHA384, *SHA512
		Miyaguchi-Preneel Compression
	Authenticated ciphers	AES: CCM, GCM
	Digital signature	RSASSA_PSS
	generation and verification	RSASSA_PKCS1-v1_5
		ECDSA – ECC over GF(p) with all prime standard curve supported
		BN p256, p638 / ANSI x9p192 to x9p512 / Brainpool P160 to P512 / sec p128 to p512/
		TU Darmstadt primeCurve 1 to 35
		EdDSA - Ed25519
Key Management	Max key sizes	AES: 256 bits
		RSA: 4096 bits
		ECC: 521 bits
	Key generation	Permanent and ephemeral RSA and ECC key pair generation
	Key import 💫 💛	Plain or encrypted form, with optional authentication tag.
		SHE key update protocol
	Key derivation 7	various: NIST 800-108, PBKDF2, TLS1.2_PRF, HKDF etc.
	Key exchange	ECDH, ECC Burmester-Desmedt Protocol
	Certificate handling	Key Installation from x.509 and CVC certificates
		Certificate installation for Root of Trust establishment.
Random Number	Pseudo random generation	Based on a True Random Number
		AIS31 Class P2 high and FIPS 140-2 compliant (Supported classes: PTG.3, DRG3, DRG.4)



HSE INTERFACE




HSE FW & DOCUMENTATION



DOC AND HSE-FW

Design : Product Information : Automotive SW - S32K3 - HSE Firmware (flexnetoperations.com)





HSE – Related Documents on Docstore

Unknown	Tr744910 - K3_SecurityWorkshop_CryptoDriver_29Mar2022 (1.0)	DOC store : https://v	www.docstore.nxp.com/
Unknown	Tr744101 - S32K3XX HSE And OTA Advance Training (0.1)		
Unknown	Tr665601 - S32K344_HSE_Training (0.1)	Application note	An744810 - HSE FW Install For S32K3xx (1.0)
Development Software: Host Device Drivers	Sw745310 - SecureBootAppNoteDemo (1.0)	Application note	An744610 - S32K3xx_Memories_Training. (1.0)
Development Software: Application Development Tools	Sw744701 - S32K312_HSE_FW_INSTALL_V_0_1_2_1.Zip (0.1)	Application note	An744511 - Secure Boot Application Note V0.1.1.0 (1.1)
Unknown	Sw559707 - S32K3 HSE Service API RM (0.7)	Application note	An744410 - K3_SecurityWorkshop_VKMS29Mar2022.Pdf (1.0)
Unknown	Si774301 - Boot Performance Numbers On S32K3x4 (0.1)	Manual	RM758221 - HSE-B Firmware Reference Manual - V2.1 (2.1)
Unknown	Eb788501 - S32K3 - New HSE FW & SBAF (0.1)		
Data sheet	Ds765101 - Cybersecurity Case For S32K344 (0.1)		
Data sheet	Ds765001 - NXP Cybersecurity Plan For S32K344 (0.1)		
Application note	An781201 - Secure Boot Overview Training (0.1)		
Application note	An745220 - S32K3 HSE Traning - Oct2022 (2.0)		

9 EXTERNAL USE

HSE – HSE FW

NXP > Design > Product Information : Automotive SW - S32K3 - HSE Firmware

Current

Software & Support

Product List

Product Search

Product Information

Previous

Automotive SW - S32K3 - HSE Firmware

Select a version. To access older versions, click on the " Previous " tab

Order History

Recent Product Releases

Recent Updates

icensing	Version	-	Description	Date Available	
License Lists	0.2.1.0	-	HSE FW 0.2.1.0 RTM Release This is the HSE standard firmware 0.2.1.0 RTM release targeting the S32K344, S32K324, S32K314 devices.	Jul 8, 2022	Download Log
Offline Activation	0.1.2.1	_	HSE FW 0.1.2.1 Hotfix Release This is the HSE Standard FW 0.1.2.1 Hotfix release targeting the S32K312 platform.	Feb 7, 2022	Download Log
AQ Download Help	0.1.2.0	_	HSE FW 0.1.2.0 BETA Release This is the HSE Standard FW 0.1.2.0 BETA release targeting the S32K312 platform.	Jan 18, 2022	Download Log
Table of Contents	0.14.0	_	HSE FW 0.0.14.0 EAR Release This is the HSE Standard FW 0.0.14.0 EAR release targeting the S32K342, S32K322 and S32K341 devices.	Dec 7, 2021	Download Log
FAQs	0.1.1.0	-	HSE FW 0.1.1.0 RTM Release This is the HSE Standard FW 0.1.1.0 RTM release targeting the S32K3X4 platform.	Oct 13, 2021	Download Log
	0.0.11.0	_	HSE FW 0.0.11.0 EAR Release This is the HSE Standard FW 0.0.11.0 EAR release targeting the S32K3X2 platform.	Aug 17, 2021	Download Log



HSE – HSE FW

> NXL79504 > OSDisk (C:) > NXP > HSE_FW_S32K3XX_0_2_1_0

Name	Date modified	Туре	Size
docs	2022/7/20 11:37	File folder	
hse_ab_swap	2022/7/20 11:37	File folder	
hse_full_mem	2022/7/20 11:37	File folder	
C GettingStarted.html	2022/7/20 11:37	Microsoft Edge HT	7 KB
HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes	2022/7/8 20:33	Adobe Acrobat D	270 KB
🛃 license.rtf	2022/7/8 20:35	Rich Text Format	446 KB
🗊 uninst.exe	2022/7/20 11:37	Application	80 KB



HSE DEMO APP

- ✓ **Focused** approach on HSE service interface
- ✓ Provides bare metal sample codes for HSE services for ease of use and understanding
- ✓ Released along with HSE-Firmware
- ✓ ReadMe document

Software & Support Product List	Product Download
Product Search	HSE FW 0.2.1.0 RTM Release
Order History	Files License Keys Notes
Recent Product Releases	
Recent Updates	Show All Files 5 Files
Liconsing	+ File Description + File Size + File Name +
Licensing	+ HSE_DEMOAPP_S32K3XX_0_2_1_0.exe 7.8 MB ▲ HSE_DEMOAPP_S32K3XX_0_2_1_0.exe
License Lists	+ HSE_DEMOAPP_S32K3XX_0_2_1_0_SCR.txt 372 bytes LHSE_DEMOAPP_S32K3XX_0_2_1_0_SCR.txt
Offline Activation	+ HSE_FW_2.1.0_SCR.txt 1.1 KB ↓ HSE_FW_2.1.0_SCR.txt
FAO	+ HSE_FW_S32K3XX_0_2_1_0.exe 1.7 MB ↓ HSE_FW_S32K3XX_0_2_1_0.exe
FAQ Download Help	+ HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes.pdf 269.5 KB HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes.pdf

NXP > Design > Automotive SW - S32K3 - HSE Firmware > HSE FW 0.2.1.0 RTM Release : Files



HSE Demo APP


Import -		 S32K3XX_demo_app: S32K3x4
Import Projects Select a directory to search for existing Eclipse projects.		> 🔊 Includes > 🎎 demo_app > 🗁 S32K3x4
Select root directory: C:\NXP\HSE_DEMOAPP_S32K3XX_0_2_1_0 ~ Select archive file: ~	Browse	 SecureBootApp: Debug_FLASH Includes Project_Settings State secure_boot_app_code
Projects: S32K3XX_demo_app (C:\NXP\HSE_DEMOAPP_S32K3XX_0_2_1_0\demo_securit_ SecureBootApp (C:\NXP\HSE_DEMOAPP_S32K3XX_0_2_1_0\demo_securit_	Select All Deselect All Refresh	<pre>arm-none-eabi-sizeformat=berkeley S32K3XX_demo_app.elf arm-none-eabi-objdumpsourceall-headersdemangleline-numbers text data bss dec hex filename 55832 1075 36917 93824 16e80 S32K3XX_demo_app.elf Finished building: S32K3XX_demo_app.siz Finished building: S32K3XX_demo_app.srec</pre>
 Options Search for nested projects Copy projects into workspace Close newly imported projects upon completion Hide projects that already exist in the workspace 		<pre>Finished building: S32K3XX_demo_app.lst Invoking: Standard S32DS Create Flash Image arm-none-eabi-objcopy -0 srec secure_boot_app.elf "secure_boot_app.srec" Invoking: Standard S32DS Print Size arm-none-eabi-sizeformat=berkeley secure_boot_app.elf text data bss dec hex filename 2158 72 1036 3266 cc2 secure_boot_app.elf Finished building: secure_boot_app.siz Finished building: secure_boot_app.srec</pre>

HSE MEMORY LAYOUT




S32K3x4 HSE MEMORY LAYOUT

Secure Area(Read/Write Restricted)
User Flash Area(Read/Write
Permitted)



15 EXTERNAL USE

S32K3x2 HSE MEMORY LAYOUT





Device	Flash area	Start address	Size
Common	HSE data flash	0x10016000	168KB
	HSE configuration (UTEST)	0x1B000000	8KB
S32K344, S32K324, S32K314	HSE code flash	0x007D4000	176KB
S32K312, S32K342, S32K322, S32K341	HSE code flash	0x005D4000	176KB

Table 126: Secure NVM mapping (FULL_MEM)

Table 127: Secure NVM mapping (AB_SWAP)


Device	Flash area	Start address	Size
Common	HSE data flash	0x10020000	128KB
	HSE configuration (UTEST)	0x1B000000	8KB
S32K344,	HSE code flash (passive area)	0x007D4000	176KB
S32K324, S32K314	HSE code flash (active area)	0x005D4000	176KB
S32K312,	HSE code flash (passive area)	0x005D4000	176KB
S32K342, S32K322, S32K341	HSE code flash (active area)	0x004D4000	176KB



HSE FW INSTALL & UPDATE



HSE IVT



19

INSTALL HSE FW METHODS


• Method 1: Program the encrypted image of HSE FW at start location of code flash area i.e. 0x00400000 and give a reset. SBAF installs the HSE FW after reset.

• **Method 2**: Program the address encrypted image of HSE FW in IVT and program the encrypted HSE FW image at the provided address. After programming, provide a reset.

• **Method 3**: Installing the HSE FW through MU interface. Refer to HSE FW reference manual for more details. The advantage of this approach is that user doesn't need to program the encrypted image in flash. It can be saved in RAM also.




INSTALLATION ON A VIRGIN DEVICE FOR FULL MEM



- 1. The programming entity programs the images IVT in application flash block.
- 2. The programming entity programs HSE FW Image in application flash block.
- 3. The programming entity program application image in application flash block and issues a reset.
- 4. Upon next boot HSE will decrypt, authenticate and program the HSE FW image in secure code area. It will boot the application and HSE FW.




FLASH MEMORY LAYOUT FOR FULL MEM



NP


INSTALLATION ON A VIRGIN DEVICE FOR A/B SWAP



- 1. The programming entity programs the images IVT in application flash block.
- 2. The programming entity programs A/B swap HSE FW Image in application flash block.
- 3. The programming entity program application image in application flash block and issues a reset.
- 4. Upon next boot HSE will decrypt, authenticate and program the HSE FW image in secure code area. It will program A/B swap enable configuration parameters and issue reset.




FLASH MEMORY LAYOUT FOR A/B SWAP






HSE FIRMWARE UPDATE FULL MEM DEVICE



- 1. The Application receives a new image of HSE Firmware (pink image) from a Programming Entity
- 2. Application stores the image in application NVM area in case of one-shot mode or in RAM area in case of streaming mode.
- 3. The Application requests for a firmware update service.
- 4. The current running firmware after doing the basic sanity check erases the backup firmware from data flash.




HSE FIRMWARE UPDATE FULL MEM DEVICE



- 5. The HSE decrypts new firmware, verifies it and programs it in the data flash.
- 6. After successful programming of the new firmware, it passes the control to SBAF.




HSE FIRMWARE UPDATE FULL MEM DEVICE



- 7. SBAF restores the firmware from data flash to code flash.
- 8. SBAF passes the control to new firmware.
- 9. New firmware sends the response back to application.



HSE FIRMWARE UPDATE FROM FULL MEM TO A/B SWAP




- 1. The Application receives a new image of A/B swap HSE Firmware (pink image) from a Programming Entity and store it in its NVM
- 2. The Application copies itself and IVT in block 0,1 NVM
- 3. The Application issues firmware update service request to HSE
- The HSE decrypts, verify and copies the A/B swap HSE firmware to block 1 NVM.
 EXTERNAL USE

- 5. HSE programs the A/B swap counter value
- 6. HSE program the A/B Swap enable flag in UTEST
- 7. HSE FW sends the response to Application.
- 8. Application issue a reset to switch to Active block.




FROM FULL MEM TO A/B SWAP




NP

HSE FIRMWARE UPDATE FROM A/B SWAP TO A/B SWAP




FROM A/B SWAP TO A/B SWAP





FROM A/B SWAP TO A/B SWAP





HSE – Install Firmware Demo – Method2

S32K3x4 Demo

2	S32K344_HSE_FW_INSTALL_Demo_V010.zip
2	S32K344_HSE_FW_INSTALL_Demo_V010_ABSwap.zip
2	S32K344_HSE_FW_INSTALL_Demo_V012.zip
2	S32K344_HSE_FW_INSTALL_Demo_V012_ABSwap.zip
2	S32K344_HSE_FW_INSTALL_Demo_V110.zip

S32K344_HSE_FW_INSTALL_Demo_V110_ABSwap.zip

The installation of AB swap FW, update Full mem -> AB swap , is irreversible,


The AB swap device cannot change to Full mem, the OTA enable Flag is in UTEST(OTP- one time program)



34

EXTERNAL USE

S32K312 Demo



S32K312_HSE_FW_INSTALL_V_0_1_2_1_CUSTOMER.zip



HSE – INSTALL HSE-FW

For K312 install HSE FW – full mem ✓ ﷺ S32K312_HSE_FW_INSTALL_V_0_1_2_1: Debug_FLASH > 🐇 Binaries > 🔊 Includes ✓ 2 Project_Settings 🔉 📂 Startup_Code 🔉 📂 Debugger linker 🗸 📂 Linker_Files 🔀 linker_flash_s32k312.ld linker_ram_s32k312.ld > 🔑 RTD > 冯 board 🔉 冯 generate > 😕 generate/src 🔉 😕 interface 🗸 🔁 src 🔉 底 host_flash.c 🔉 脑 host_flash.h 🔉 💽 main.c > 📂 Debug_FLASH S32K312_HSE_FW_INSTALL_V_0_1_2_1.mex 📕 s32k312_sieve_flash.cmm

53	
	* */
5	'ARGET (binary)
	NPUT (C:\NXP\HSE FW S32K3XX 0 1 2 1\hse full mem\hse\bin\s32k3x2 hse fw 0.13.0 1.2.1 pb220205.bin.pink)
	DUTPUT FORMAT(default)
	* */
9	
ю,	*
1	'ARGET (binary)
2	NPUT (C:\NXP\HSE FW S32K3XX 0 1 2 0\hse full mem\hse\bin\s32k3x2 hse fw 0.13.0 1.2.0 pb211228.bin.pink)
	DUTPUT FORMAT(default)
4	·/ -
5	
6,	*
7	'ARGET (binary)
8	NPUT (C:\NXP\HSE_FW_S32K3X2_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink)
9	DUTPUT_FORMAT(default)
0	
CT:	ONS
CT:	ONS
CT	ONS
	hse_bin :
	hse_bin :
	hse_bin : . = ALIGN (0x4);
	hse_bin :
	hse_bin : . = ALIGN (0x4); hse bin start = .;
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data)</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data)</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data)</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ /*</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data)</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data)</pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data) */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) /* C:\NXP\HSE_FW_S32K3X2_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) </pre>
	<pre>hse_bin : . = ALIGN (0x4); hse_bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211226.bin.pink (.data) */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) */ </pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data) */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) */ ALIGN (0x4); </pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data) */ /* C:\NXP\HSE_FW_S32K3XZ_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) */ e ALIGN (0x4); _hse_bin_end = .; </pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data) */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) */ ALIGN (0x4); </pre>
	<pre>hse_bin : . = ALIGN (0x4); hse bin start = .; /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data) /* */ C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data) */ /* C:\NXP\HSE_FW_S32K3XZ_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data) */ e ALIGN (0x4); _hse_bin_end = .; </pre>

HSE – INSTALL HSE-FW

Build and debug the project

OTP – one time program

HSE FW is already installed

1. Enable HSE FW usage, OTP operation 410 /* enable utest HSE usage, OTP operation */ 411 **#if 1** 412 while (FALSE == checkHseFwFeatureFlagEnabled()) 413 { 414 /* user has requested to program HSE FW feature flag */ 415 HseResponse = EnableHSEFWUsage(); 416 417 **#endif** 418 419 /* config clock option B , write DCF and FXOSC, OTP operation */ 420 **#if 0** 2. config clock option B, write DCF and 421 uint8 t isWriteDCF = 0 ; 422 if(1 == isWriteDCF) FXOSC, OTP operation 423 { 4240 /* enable utest fxosc usage and dcf clock option 425 * with pll enable in ivt.beq, secure boot verification can be accelerated */ 426 EnableFXOSCUsage(); 427 428 ChangeDcfClockOption(); 429 } 430 #endif 431 432 /* Clocks Configuration */ 433 if(1 == isConfigClock) 3. Check HSE MU status, stuck here if 434 { 435 Clock Ip Init(&Mcu aClockConfigPB[0]); without HSE FW 436 } 437 438 /* get HSE FW version */ **Need to reset** for SBAF install the HSE FW 439 while((HSE STATUS INIT OK & Hse Ip GetHseStatus(0)) == 0) 440 { 441 442 } 4. After reset and pass the status check, 443 444 /* */ Get the HSE FW version means the 445 HSE GetVersion Example(HseFwVersion) :




. . . .

HSE OTA




Update Application for A/B SWAP

38



Rollback Application for A/B SWAP



SW32K3x4 OTA DEMO

NXP > Design > Automotive SW - S32K3 Reference Software > SW32K3_OTADEMO_0.8.0_D2203 : Files

Software & Support

Product List

Product Download


SW32K3_OTADEMO_0.8.0_D2203 Product Search

Order History	Files License Keys Notes		O Download Help
Recent Product Releases Recent Updates	Show All Files		3 Files
	+ File Description	File Size	÷
Licensing	+ SCR_S32K344_HSE_OTA.txt	390 bytes 📕 SCR_S32K344_HSE_OTA.txt	
License Lists	+ SW32K3_OTADEMO_0.8.0_D2203.exe	1.7 MB 👤 SW32K3_OTADEMO_0.8.0_D2203.exe	
Offline Activation	+ SW32K3_OTADEMO_0.8.0_ReleaseNotes.pdf	162.1 KB 📕 SW32K3_OTADEMO_0.8.0_ReleaseNotes.p	df



Licensing

SW32K3x4 OTA DEMO



SW32K3x4 OTA DEMO

42

EXTERNAL USE

🔁 Project Explorer 🛛 🗈 🖻 🗖		
Project Explorer Si Project Explorer Si Project Settings > Binaries > Project_Settings > RTD > generate > generate/src > Authenticate.c > Cipher.c > Authenticate.c > KeyProvision.c > Ota.c > RandomNumberGenerator.c > Salk344_HSE_OTA.mex % Salk344_HSE_OTA.mex % Salk344_HSE_OTA.txt	 main.c \$2 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 	<pre>/* Initialize Crypto Driver /*</pre>
	<	

NP

HSE RECOVERY MODE



Recovery Mode – Secure Recovery Mode


The recovery mode allows the host to recover from following abnormal situations

- ✓ IVT is not present or corrupted
- $\checkmark\,$ There is 8 consecutive functional or destructive resets.
- $\checkmark\,$ Secure boot authentication of application image failed.
- ✓ Can be disabled by clearing bit number 22 and 23 in register "DCMRWP1".



Recovery Mode – Secure Recovery Mode


- ✓ In Secure Recovery mode, the HSE subsystem boot the Secure Recovery Application after its authenticity vs. ADKP is confirmed (see the below figure).
- ✓ eeds to be enabled by HSE_SECURE_RECOVERY_CONFIG_ATTR_ID.
- The start address and the size of the secure recovery application must be provided in the IVT and Secure Recovery Application includes random IV.



Recovery Mode – JTAG Recovery Mode

If the Secure Recovery Mode fails, the device enters JTAG Based Recovery Mode.


the HSE subsystem waits for debugger connection (that must be authenticated when LC is OEM_PROD or IN_FIELD) and then releases the host from reset at a predefined address 0x20400100 to a ram application with application core in sleeping mode.




HSE FW HANDSHAKE



HSE FW HANDSHAKE




48 EXTERNAL USE




KEY MANAGEMENT & CRYPTO SERVICES




HSE KEY ATTRIBUTES & STORAGE LOCATIONS



HSE KEY CATALOGS



- Key Groups are linked to one or more MUs (key can be accessed using that MU interface)
- ROM key catalog: defined / provisioned by NXP
- NVM / RAM key catalogs: one-time configurable
 Number of groups & key slots limited by HSE memory size
- Key handle = CONCAT(0x00, catalog type, group index, slot index)
- Keys can refer to standard / custom certificates
 - · Pointers to public key values provided during key import
 - · Certificate parsing handled by the application
 - Key value modification after import render the key unusable



HSE KEY CATALOG FORMAT EXAMPLE

The key catalog formatting takes as inputs:


- ✓ A pointer to the NVM key catalog configuration
- A pointer to the RAM key catalog configuration

```
hseKeyGroupCfgEntry t my NVM key catalog[] = {
/* AES keys */
    {HSE MUØ MASK, HSE KEY OWNER CUST, HSE KEY TYPE AES,
                                                               10, 128\},
    {HSE MUØ MASK, HSE KEY OWNER CUST, HSE KEY TYPE AES,
                                                               10, 256},
/* ECC keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_ECC_PAIR,
                                                                 2, 256},
    {HSE MUØ MASK, HSE KEY OWNER CUST, HSE KEY TYPE ECC PUB,
                                                                 5, 256},
/* RSA keys */
                                                                 2, 2048},
    {HSE MUØ MASK, HSE KEY OWNER CUST, HSE KEY TYPE RSA PAIR,
    {HSE MUØ MASK, HSE KEY OWNER CUST, HSE KEY TYPE RSA PUB,
                                                                10, 4096},
    \{0, 0, 0, 0, 0\}
};
hseKeyGroupCfgEntry t my RAM key catalog[] = {
/* ECC keys */
    {HSE MUØ MASK, HSE KEY OWNER ANY, HSE KEY TYPE ECC PUB,
                                                                5, 256},
/* AES keys */
                                                              10, 128},
    {HSE MU0 MASK, HSE KEY OWNER ANY, HSE KEY TYPE AES,
    {HSE MUØ MASK, HSE KEY OWNER ANY, HSE KEY TYPE AES,
                                                               10, 256},
```


KEY Handle	31 ~ 24	23 ~ 16	15 ~ 8	7 ~ 0
	0	Key catalog ID	Key group index	Key slot index



KEY IMPORT / EXPORT




ADDITIONAL KEY PROVISIONING SERVICES



HSE CRYPTO SERVICES

CRYPTO services can be executed in two modes:

- One Pass Mode
 - Usually intended to process data in one-shot (e.g. Can messages,)
- Streaming Mode
 - Operation has many phases: Start, Update, Update..., Finish
 - Context is established during start of operation. (Key, IV, etc.). Stream context is identified by a unique ID.
 - Dependence between two consecutive Update operations
 - Used when data is not available, or it has big size (and need to be split in chucks)
 - Streaming context can be exported (encrypted & authenticated) to the host and then imported, when needed.



HSE CRYPTO SERVICES

HSE Service ID	HSE Service Data	Description
HSE_SRV_ID_HASH	hseHashSrv_t	Hash service (one-pass and streaming): * SHA1 * SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256 * Miyaguchi-Preneel compression function (SHE specification support)
HSE_SRV_ID_MAC	hseMacSrv_t	Request to generate/verify a Message Authentication Code (MAC): * AES-CMAC, AES-GMAC * HMAC_(SHA1, all SHA224 and SHA256)
HSE_SRV_ID_FAST_CMAC	hseFastCMACSrv_t	Low latency, high performance CMAC generate/verify request
HSE_SRV_ID_SYM_CIPHER	hseGetKeyInfoSrv_t	Symmetric encryption/decryption (one-pass and streaming): * AES-128/-192/-256: ECB, CBC, CTR, OFB, CFB
HSE_SRV_ID_AEAD	hseAeadSrv_t	AEAD encryption/decryption: * AES-CCM-128/-192/-256 (one-pass, no streaming support) * AES-GCM-128/-192/-256 (one-pass and streaming)
HSE_SRV_ID_SIGN	hseSignSrv_t	Request a Digital Signature Generation/Verification (one-pass and streaming): * RSASAA_PSS (1024, 2048, 3072, 4096) * RSASAA_PKCS1-v1_5(1024, 2048, 3072, 4096) * ECDSA (all supported ECC curves) * EDDSA (for ED25519 curve)
HSE_SRV_ID_RSA_CIPHER	hseRsaCipherSrv_t	RSA encryption/decryption: * RSAES-PKCS1-v1_5 (1024, 2048, 3072, 4096) * RSAES-OEAP (1024, 2048, 3072, 4096)



🔡 S32DS Project from Example.

Create S32DS Project from Example

😢 Please, select example project.

Project name:		
Enter search text		
Examples:		Description:
Crc Ip Example S32K344	^	
✓ ➢ Crypto S32K3xx Examples		
Crypto_CmacCtr_KeyGenBD_S32K312		
🗁 Crypto_CmacCtr_KeyGenBD_S32K342		
🗁 Crypto_CmacCtr_KeyGenBD_S32K344		
Crypto_SymmetricPrimitives_S32K312		
Crypto_SymmetricPrimitives_S32K342		
Erypto_SymmetricPrimitives_S32K344		
Hse_Ip_AesEncAsyncIrq_S32K312		
Hse_Ip_AesEncAsyncIrq_S32K342		
Hse_Ip_AesEncAsyncIrq_S32K344		
✓ ➢ Dio S32K3xx Examples		
Dio_Example_S32K312		



🔁 Project Explorer 🛛	🖻 🕏 🍸 🕴 🗖	🛃 main.c 🛛	
✓	s_S32K344: Debug_FLASH 🔺	1109	ULUDAL I UNCTIONS
> 🖑 Binaries		1100	main(void)
> 🗊 Includes		11910 1	
> 🖉 Project_Settings		1193	Std_ReturnType RetVal;
> 🐸 RTD		1194	<u>-</u>
> 🖉 board		1195	/*
		1196	/* Initialization
> 😂 generate		1197	/*
> 🐸 generate/include		1198	/* Initialize OsIf component. It will be used to measure timeouts while ι
> 😕 generate/src		1199	OsIf_Init(NULL_PTR);
∽ 🔁 src		1200	/* Initialize Crypto driver */
> 起 main.c		1201	Crypto_Init(NULL_PTR);
> 🗁 Debug_FLASH		1202	
> 🗭 include		1203 1204	<pre>/* Format HSE key catalogs (RAM + NVM) */ RetVal = Crypto_Exts_FormatKeyCatalogs();</pre>
🜠 Configuration.mex		1204	App_SetSuccessStatus((Std_ReturnType)E_OK == RetVal);
☑ description.txt		1205	App_setsuccessstatus((std_keturniype)t_ok == ketvai),
		1200	/*
		1208	/* Run the AES128 encrypt/decrypt example
		1209	/* ====================================
		1210	<pre>App_Aes128EncryptDecryptExample();</pre>
		1211	
		1212	/*
		1213	/* Run the CMAC generate/verify example
		1214	/*
		1215	App_CmacGenerateVerifyExample();
		1216	/*
		1217 1218	/* Run the HASH example
		1218	/*
		1219	App_HashExample();
		1220	· +
		1222	/*
		1223	/* Finish application execution, signaling the status
		1224	/* ====================================
		1225	<pre>Exit_Example(App_GetSuccessStatus());</pre>
1		1226	return (0U);
	~	1227 }	



59 EXTERI

Hse_Ip_AesEncAsyncIrq_S32K344: Debug_FLASH	^ 523⊖ int main(void) 524 {
> 🔊 Includes	3525 <u>hseStatus t</u> HseStatus;
> Project_Settings	526 Hse_Ip_StatusType HseIpStatus;
> 28 RTD	527 <u>hseSrvResponse_t</u> HseResponse;
> 🖉 board	528 uint8 u8Counter;
	529 static volatile uint8 u8NumSuccessfulHseRequests = 0;
> 😕 generate	<pre>530 static volatile uint32 u32NumFailedOperations = 0U; 531</pre>
> 😕 generate/include	532 /*
> 😕 generate/src	533 /* Initialize OsIf component. It will be used to measure timeouts while wa
✓ 🚰 src	534 /*
> 🔂 main.c	535 OsIf_Init(NULL_PTR);
> 🔁 Debug_FLASH	536
> 💋 include	537 /*
Configuration.mex	538 /* Install and enable the needed interrupt handlers
☑ description.txt	539 /* ===================================
	541 IntCtrl_Ip_InstallHandler(HSE_MU0_RX_IRQn, Μ_Ip_Mu0_OredRx_Isr, NULL_PTR);
	542 /* Enable ORed RX interrupt for MU-0 */
	543 IntCtrl_Ip_EnableIrq(HSE_MU0_RX_IRQn);
	544
	545 /*
	546 /* Check that HSE is initialized (along with RNG module) by reading the st
	547 /* ===================================
	App_SetSuccessStatus(00 != (HseStatus & HSE_STATUS_INIT_OK));
	App_setSuccessStatus(00 != (HseStatus & HSE_STATUS RNG_INIT_OK));
	551
	552 /* ===================================
	553 /* Initialize Hse Ip layer for MU0 instance
	554 /*



Project Explorer 🛛 🔲	\$ 7	°° 🗆 🗖	🖻 ma		
 Crypto_47478A_440_100: Debug_FLA Includes 	SH	^	79	}	
			80	14	
> 😂 Generate			81 82	/*	
> 🥴 Mcal_Plugins			83		
> Complete Project_Settings			84	-	Initialize OsIf component. It will be used to measure ti
> 😕 inc			85		d_ReturnType RetVal;
✓ 😕 src			86		oid) RetVal;
> 🖻 HSE_Util.c			87		
> 🖻 main.c			88	/*	Initialize <u>Crypto</u> driver */
> le Task_AesEncDecDemo.c			89	Cr	<pre>ypto_Init(NULL_PTR);</pre>
> 🖻 Task_HashDemo.c			90		
> ask_MacGenVerDemo.c				#if 1	
> 💋 Tresos_Project			92		if already format catalog ,erase NVM , new HSE-FW(0.0.12
🗾 readme.txt			93 94		(TRUE == HSE_CheckStatus(HSE_STATUS_INSTALL_OK))
			94	{	HSE_EraseNVM();
			96	}	
				, #endif	
			98		
			99	/*	Format HSE key catalogs (RAM + NVM) */
			100	Re	tVal = Crypto_Exts_FormatKeyCatalogs();
			101		
			102		<pre>sk_AesEncDecDemo();</pre>
			103		<pre>sk_MacGenVerDemo();</pre>
			104	Ta	sk_HashDemo();
			105	44 6 4	
			106	#if 1	E_EraseNVM();
				#endif	
			108	Tenuit	
			110	re	turn (0);
			111		
			44.0	-	



a united and

Crypto.zip

SECURE BOOT



HSE SECURE BOOT MODE

Basic Secure Boot

- ✓ Only one application core is enabled (specified in IVT)
- \checkmark GMAC based Authentication used with a key derived from ADK/P.
- ✓ Can be used only if SMR/CR based Secure Boot is not used.

Advanced Secure Boot

- ✓ Enables single or multiple cores (defined in the Core Rest table)
- ✓ Supports Symmetric Authentication Scheme (AES-CMAC, GMAC, HMAC, XCBC-MAC etc.)
- ✓ Supports RSA and ECC Signature verification schemes.
- ✓ Supports encrypted images (AEAD-GCM, AES-CTR)



HSE SECURE BOOT MODE


SHE Based Secure Boot

- ✓ Emulates SHE protocol based secure boot operation
- ✓ Can be enabled for any one core. SHE supports only CMAC based authentication scheme with user BOOT_MAC key.
- ✓ It is a variant of SMR Boot the first entry into SMR (entry at index 0) can be used for SHE secure boot operation. HSE firmware identifies SHE secure boot by reading the Key handle in the SMR. If the key handle at entry index 0, is SHE BOOT_MAC key then HSE Firmware will initiate a SHE secure boot.

Mode	Key	Scheme	SMR use	Number of protect regions	Proof location
BSB	ADKP	GMAC	No	1	Application NVM
ASB	Sym or Asym key	MAC or Sign	Yes	Up to 8	Secure NVM
SHE (ASB)	BOOT_MAC_KEY	CMAC	Yes (only SMR #0)	1	Secure NVM



HSE SECURE BOOT MODE




66 EXTERNAL USE

BASIC SECURE BOOT


- Application Bootloader either in non-secure way or secure way by HSE.
- To support the Basic Secure Boot (BSB) the App Bootloader header includes some extra configurations such as Authentication Tag, Core ID
- The App Bootloader is signed by the Host using the "HSE Boot Data Sign" service. The generated tag has to be stored at the end of the header.

NOTE: APPBL will be ignored if SMR/CR installed




ADVANCED SECURE BOOT

A secure memory region (SMR) is defined by a start address and a size, associated to a proof of authenticity, either a MAC or an RSA/ECC signature, which authenticates the region's content.




SMR INSTALL





SMR VERIFY





SMR PARAMETERS

71

Attribute	Data field	Description
Source address	pSmrSrc	SMR Source Address (External or internal Flash)
Size	smrSize	SMR Size
Destination address	pSmrDest	SMR destination address (System RAM)
Initial authenticity proof	pInstAuthTag[]	Initial Auth. Tag address (External or internal Flash)
Authentication scheme	authScheme	Verification Scheme (MAC, RSA, ECC)
Authentication key	authKeyHandle	NVM Key
Decryption parameters	smrDecrypt	Reference to SMR decryption values
Verification period	checkPeriod	Define the verification sequence period
SMR configuration flags	configFlags	Configuration flags for memory interface and the authenticity proof
SMR Version	versionOffset	offset in SMR where the image version can be found


CR PARAMETERS

Attribute	Data field	Description
Core identifier	coreld	A unique number that identifies a CPU-driven subsystem
Pre-boot SMR verification map	preBootSmrMap	A set of flags that define which SMR, indexed from 0 to 31(bit #i for SMR #i)
Alternate Pre-boot SMR verification map	altPreBootSmrMap	A set of flags that define which SMR, indexed from 0 to 31 (bit #i for SMR #i)
Post-boot SMR verification map	postBootSmrMap	A set of flags that define which SMR, indexed from 0 to 31 (bit #i for SMR #i)
Reset address	pPassReset	A Value of the VTOR of associated application subsystem
Alternate reset address	pAltReset	Value of the VTOR of associated application subsystem if all the SMR defined in altSmrVerifMap pass the verification
Core boot option	startOption	Specifies whether the core is automatically started by the HSE at boot-time or if the CR entry is used for on-demand booting at run-time.
Sanctions on failed verification	crSanction	The sanction HSE applies for the CR entry if one of the associated SMR fails verification.

BOOT SEQUENCE EXAMPLE





"I want Core #0 to boot only if HSE has successfully verified SMR0 & SMR1" "If SMR0 & SMR1 does not verify, load the backup from SMR2 and boot the Core #0"






BOOT SEQUENCE EXAMPLE








RESET STRATEGIES






· ONE_B	ONE_BY_ONE (All SMR in "post-boot")														
SMR map		PR	_ B (оот		PF	RE_I	B00	T AL	LT		POS	T_B	001	Г
Core ID	0	1	2	3			4	5	6		0	1	2	3	
0											Х				
1												Х			
2														Х	

SMR / CR VERIFICATION & SANCTIONS



SMR map	P	RE_	BOO	Т	PR	E_BO(DT AI	T.	POS	T_B	оот		R	л т	IME
Core ID	0	1	2	3		0	1	2	 		3	4		5	
0	Х	2	D				Х								
1			X												
2											х	Х			

BOOT SEQUENCE EXAMPLE






77 EXTERNAL USE

SMR map	P	RE_	BOO	Т	P	RE_BO	ot ai	T	POS	T_B	оот		RI	ЈИ Т	IME
Core ID	0	1	2	3		. 0	1	2	 		3	4		5	
0	Х	2					Х								
1			X												
2	17	2									Х	х			

BOOT SEQUENCE EXAMPLE




78 EXTERNAL USE

SECURE BOOT DEMO

The Demo includes secure boot cfg and app project.

File	Edit	Source	Refactor	Navigate	Search	Project
۵,	New Open Open Recen	Projects f	rom File Sy	stem	Alt+Sh	iift+N>
	Close Close	All			C Ctrl+Sh	trl+W ift+W
	Save Save A	۱ <u>د</u>			(Ctrl+S
œ.	Save A Revent	All			Ctrl+S	hift+S
	Move					
2	Renan	ne				F2
8	Refres	h				F5
	Conve	ert Line De	elimiters To			>
Ð	Print			Import	(Ctrl+P
è	Impor	t				
4	Export	t				
	Migra	te				
	Prope	rties			Alt+	Enter
	Switch	n Workspa	ace			>
	Restar	t				
	Exit					

> 💏 S32K344_SecureBootApp_Example_100_341_FW0110: Debug_FLASH
> 랾 S32K344_SecureBootAppABSwap_Example_100_341_FW0110: Debug
> 💏 S32K344_SecureBootCfg_Example_100_341_FW0110: Debug_FLASH
🗸 💏 S32K344_SecureBootCfgABSwap_Example_100_341_FW0110: 🗅
> 🖑 Binaries
> 🔊 Includes
> 🔼 HSE_INTERFACE
> 🔀 HSE_LIB
> 🚑 Project_Settings
> 🚑 RTD
> 🚑 board
> 🚑 generate
> 🚑 generate/src
> 🕰 inc
> 💦 > src
🔿 🔁 Debug_FLASH
🧼 🎾 include.bak
> 📂 Linker_Files.bak
> 📂 src.bak
> 📂 Startup_Code.bak
S32K344_SecureBootCfg_Example_100_341_FW0110.mex




NXP Semiconductors

Application Notes


Document Number: AN13465

Rev. 0.1.1.0, 12/2021

SECURE BOOT DEMO – A/B SWAP



SECURE BOOT DEMO – A/B SWAP



EXTERNAL USE

81



LIFE CYCLE & HOST DEBUG ACCESS



LIFE CYCLE INTRODUCTION

The Life Cycle (LC) is an important one-way internal device state closely related to ECU manufacturing, vehicle integration and failure analysis, which restricts access to certain HSE functionalities and debugging options.

LC state	Description
CUST_DEL	Device (i.e., NXP's IC) delivered to system integrator (i.e., NXP's customer) for ECU manufacturing and initial configuration.
OEM_PROD	ECU (device) delivered to the OEM for vehicle integration and final configuration.
IN_FIELD	ECU integrated in the vehicle and operating, this is the state of normal device use (and most secure state).
PRE_FA	Provide capabilities with Failure Analysis.
FA	ECU (device) failure, this is the state for functional testing of the IC.

The below table lists the host debugging capabilities that are available depending on the LC state.

LC state	Host debugging capabilities
CUST_DEL	Host debug open (unrestricted)
OEM_PROD	Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE)
IN_FIELD	Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE)
PRE_FA	Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE)
FA	Host debug open

LIFE CYCLE INTRODUCTION


The LC states link with the HSE FW installation and configuration phases.

The LC can be advanced by two methods:

- The LCW in the IVT, changed by SBAF during start-up (reset)
- The HSE system attribute management service, changed by HSE during run-time

Pay special attention to the several points:


- Revert to a previous LC state is never possible
- The LC transition to PRE_FA|FA is only by NXP
- The LC transition to OEM_PROD|IN_FIELD is only possible when ADKP provisioned
- The LC transition is not possible through LCW in
 IVT if the user has installed the HSE FW



LIFE CYCLE INTRODUCTION

Some important One Time Programmed (OTP) fields (mainly for JTAG debug protection feature) in UTEST Flash area which were used in this project are shown in the right table.

To realize the JTAG debug protection feature, the users must strictly follow the below work sequence.




Start (hex)	End (hex)	Description	Details			
1B00 0000	1B00_0007	HSE Firmware Feature Usage Flag	This flag indicates whether application intend to			
			use HSE firmware on the device. The UID is provisioned by NXP in application			
1B00_0040	1B00_0047	Unique Unique Identifier (UID)	NVM to identify each device from any other.			
			When HSE Firmware Feature Flag is disabled,			
1B00_0080	1B00_008F	Debug password (CUST_DB_PSWD_A)	this location stores the password for Password			
			secure debug authentication mode.			
4000 0000	4000 0007		This flag indicates whether changing the secure			
1B00_0200	1B00_0207	Debug Auth Flag	debug authentication mode from Password to Challenge Response (CR).			
			This flag indicates whether enabling the			
1B00_0208	1B00_020F	IVT_XRDC_GMAC Flag	IVT AUTH feature.			
			DCM determines the LC of the chip by reading			
1B00_0220	1B00_022F	Lifecycle slot 1: CUST_DEL	these LC slots from the UTEST Flash Memory			
			during reset phase.			
4000 0000	4000 0000		DCM determines the LC of the chip by reading			
1B00_0230	1B00_023F	Lifecycle slot 2: OEM_PROD	these LC slots from the UTEST Flash Memory during reset phase.			
			DCM determines the LC of the chip by reading			
1B00_0240	1B00_024F	Lifecycle slot 3: IN_FIELD	these LC slots from the UTEST Flash Memory			
_	-	, _	during reset phase.			
			DCM determines the LC of the chip by reading			
1B00_0250	1B00_025F	Lifecycle slot 4: PRE_FA	these LC slots from the UTEST Flash Memory			
			during reset phase. DCM determines the LC of the chip by reading			
1B00_0260	1B00_026F	Lifecycle slot 5: FA	these LC slots from the UTEST Flash Memory			
1200_0200	1000_0201		during reset phase.			
			When HSE Firmware Feature Flag is enabled,			
1B00_0370	1B00_037F	APP_DBG_PASSWORD	this location stores the ADKP for Password/CR			
	secure debug authentication mode.					
		Aaster in all LCs				
		for any MASTER except HSE (read only) for				
	while blocked	for any Master except HSE for LC > MCU_F				

85 EXTERNAL USE

PROGRAM ADKP

The 128-bit Application Debug Key / Password (ADKP) is a very important OTP HSE system attribute, which closely related to such as secure debug, LC advancement and IVT authentication features.


HSE system attributes	Size	Description
AUTH_MODE	8 bits	 When 0(default): static authentication (password) When 1: dynamic authentication (challenge / response)
ADKP	128 bits	 If AUTH_MODE equals 0, ADKP is a password If AUTH_MODE equals 1, ADKP is a cryptographic key
ADKP_MASTER	8 bits	 When 0 (default): the input value is ADKP and is written "as is" in secure NVM When 1: the input value is considered as a master debug key and is diversified with the device's UID before being written in secure NVM




PROGRAM ADKP – NORMAL ADKP PROVISIONING

This is the commonly used ADKP provisioning process (only allowed in CUST_DEL LC with SU rights), which requires the user to provide the pointer to 16 bytes of plain ADKP stored in user space.

- This allows to provision a device-dependent debug key (or password) and use the ADKP as a master debug key
- The device-dependent key can be calculated based on the UID and the knowledge of the master debug key is never shared



87



SECURE DEBUG – AUTHENTICATION MODE

The host debug is either open or protected (closing the debugger access through the JTAG interface, until the SBAF authenticates the debugger successfully) depending on the LC state.

Authentication mode	Description
Static (Password)	The ADKP is a password which is provided in plain form by the debugger.
Dynamic (Challenge Response)	The ADKP is a key which is used by the debugger to calculate a response to a random challenge.

There are two available secure debug authentication modes, which can be configured by the host via the HSE "set attribute" service (HSE_DEBUG_AUTH_MODE_ATTR_ID), only allowed in CUST_DEL LC stage.

The debugger runs the authentication process through the JTAG interface via two registers:

- JIN is a 256-bit input data register (debugger \rightarrow device)
- JOUT is a 256-bit output data register (device \rightarrow debugger)

Static or dynamic authentication	Use UID as a diversification parameter
Static	Without UID diversified
Static	With UID diversified
Dynamic	Without UID diversified
Dynamic	With UID diversified

When the debugger authentication fails, the debugger must reset the device before trying to connect again and authenticate itself.

SECURE DEBUG – AUTHENTICATION MODE




Static


 The debugger is expected to provide the same preconfigured password after each reset for debug unlocking.



• Dynamic

- The debugger is expected to write a different response after each reset.





SECURE DEBUG DEMO AND AN

Project Explorer 🛛

🖻 🕏 🍸 🕴 🗖 🖬 main.c 🛛

- ✓ S32K344_LifeCycle_Management_App_100_3 ▲
 - > 🖑 Binaries
 -) 🔊 Includes
 - > 😹 HSE_LIB
 - > 🐸 Project_Settings
 - > 🔑 RTD
 - > 🐸 board
 - > 🐸 generate
 - > 😕 generate/src
 - 🗦 🐸 inc
 - 🗧 🌮 src
 - > 🗁 Debug_FLASH
 - S32K344_SocketBoard_172MQFP.mex S32K344 WhiteBoard 257BGA.mex

S32K344_LifeCycle_Management_Cfg_100

- > 🖑 Binaries
-) 🔊 Includes
- 🗦 🙈 HSE_LIB
- > 🐸 Project_Settings
- 🗧 🖉 🖉
- 🗦 🐸 board
- 🗦 🐸 generate
- > 🐸 generate/src
- > 🐸 inc
- 🗸 🐸 src
 - > 🖻 bsp.c
 - > 🖻 main.c

⊖int main(void)

/* 0xDADADADA|0xBABABABA - OEM_PROD|IN_FIELD *
uint8_t lcwValue[4] = {0xBA, 0xBA, 0xBA, 0xBA}

/* Erase the location before a new LCW can be ASSERT(FLS_JOB_OK == HostFlash_EraseSector(LF_

```
/* Program ADKP 0x1B000080 */
```

gsrvResponse = ProgramAdkp(); ASSERT(HSE SRV RSP OK == gsrvResponse);

#else

 \sim

S32K3xx Lifecycle Management

1. Introduction

NXP Semiconductors

Application Notes

The Life Cycle (LC) is an important one-way internal device state closely related to ECU manufacturing, vehicle integration and failure analysis, which restricts access to certain HSE functionalities and host debugging options. This document demonstrates the limitation in each LC stage and the typical LC work schedule, including ADKP provision, Super User (SU) rights management, secure debug authentication based on typical JTAG debuggers and so on, which helps customers to understand how to manage LC on the S32K3xx devices.

The LC states link with the HSE firmware installation and configuration phases, when moving toward the different configuration phases, the host can advance the LC by using the LCW within the IVT or via the HSE system attribute management services.

This document and related demo projects are valid for HSE-FW(FULL_MEM) version 0.1.1.0 and RTD version 1.0.0 only.

For more details, refer to the device's reference manual.

© 2017 NXP B.V. COMPANY PROPRIETARY INTERNAL USE ONLY







Device without HSE Firmware installed

Device without HSE Firmware installed Device with HSE Firmware installed

Device with HSE Firmware installed

Secure Debug Assist Flash (SDAF).

Image Vector Table (IVT) Advanced Secure Boot (ASB)

Chip reset and boot flow UTEST Flash Memory...

Authentication flow.

5.3. Requesting for SU rights. Typical LC work schedule

Execution rights after reset

Introduction

Program ADKP

Advance LC

Secure Debug...

Authentication mode

Super User (SU) rights.

Overview

Setup and test

Life Cycle (LC).

Overview..

2.1.

2.2

23

2.4.

32

53

6.1.

6.2

72

Document Number: AN00000000000000

Rev. 0.1.1.0, 07/2022


SOME IMPORTANT NOTES




NOTE -- HSE Doesn't WORK AFTER FAST WAKEUP

✓ When using fast wakeup, the HSE is not initialized and can not be use after boot


Normal standby exit procedure





NOTE -- INCONSISTENT DATA BY CACHE

- The M7 core and HSE have data synchronization problems. Pay attention to putting some key information in the non-cacheable area.
- Any variables(hseSrvDescriptor, input/output length/size...) used in the interaction between the core and HSE need to be placed in a non-cacheable area (DTCM, non-cacheable SRAM...).



NOTE -- HSE FW & SBAF COMPATIBILITY

✓ Check with latest HSE RM document to update sBAF to make it full compatibility with HSE FW.

14.3 HSE Firmware and Secure BAF release version compatibility

The below table lists the compatibility between the HSE firmware and the SBAF for S32K344 and S32K342 devices. For all other devices of S32K3 family, all HSE FW versions are compatible with SBAF.

Table 143: HSE Firmware and Secure BAF release version compatibility

Secure BAF version number	HSE FW version number	Remarks
00 05 00 00 00 08 00 11	00 05 00 00 00 08 00 03 or 00 05 00 00 08 08 00 08	Fully Compatible. All functionalities of HSE Firmware supported.
00 05 00 00 00 08 00 11	00 05 00 00 00 0A 00 00 or higher	All functionality supported except firmware update service HSE_SRV_ID_FIRMWARE_UPDATE is not supported.
00 05 00 00 00 09 04 00	00 05 00 00 00 08 00 03 or 00 05 00 00 08 08 00 08	Not compatible.
00 05 00 00 00 09 04 00	00 05 00 00 00 0 A 00 00 or higher	Fully Compatible. All functionalities of HSE Firmware supported.

Full mem SBAF version 00 05 00 00 00 09 04 00

🔐 B::Data.dump (40	39C020) /DIA	LOG					×
SD:0x4039C020	jî F	ind Mo	odify	Long ~	E	Track	⊿н
address	0	4	8	C	0123456	789ABCDEF	
SD:4039C020	+00000500	00040900	00000061	0000003	NENNNHE	annnennn	^
SD:4039C030	00000000	0000035	40000000	40000000	NNNN5NN	NNNN@NNN@	
SD:4039C040	4002C000	4002A000	00000000	?????????	NSS@NAS	@NNNN?????	≡
SD:4039C050	00000000	BFFFFFF	BFFFFFFF	BFFD3FFF	NNNNFFF	BFFFBF7FB	~
SD:4039C060	BFFD5FFF	0000003	?????????	?????????	F FBENNI F-DFXUU	177777777	
SD:4039C070	?????????	?????????	?????????	?????????	????????	???????????????????????????????????????	\sim
SD:4039C080	?????????	?????????	?????????	?????????	???????	???????????????????????????????????????	v
	<					>	

AB swap SBAF version 01 05 00 00 00 09 04 00

🚻 B::Data.dump (0 x	:40390020) /[DIALOG					×
SD:0x4039C020	ji P	Find M	lodify	Long \sim	E	Track	⊠н
address	0	4	8	C	0123456	789ABCDE	F 🔚
SD:4039C020	+00000501	00040900	00000001	00000001	SENNNHE	NSNNNSNN UHUUUHUU	NU 🔨
SD:4039C030	00000000	00000035	40000000	4002C000	8888588	<u>เทพพพต</u> พร รู	@
SD:4039C040	4002C000	40020000	00000000	55555555	<u>พระติหุหร</u>	@#####????	2 =
SD:4039C050	00000000	BFFFFFF	BFFD3FFF	BFFD3FFF	NNNNFFF	BESEBESE FF: DFF: D	₽ ∨
SD:4039C060	BFFDFFFF	00000003	22222222	25555555	FFFFFNN	N55555555	2 🔨
SD:4039C070	25222555	22222222	22222222	25555555	2555555	55555555	2
SD:4039C080	2522222	25522555	25555555	22222225	2555555	55555555	2 🖌
	<						>

NOTE – CLOCK CONFIGURATION

- The proper operation of the HSE subsystem depends on the correct configuration of the clocks CORE_CLK, HSE_CLK, AIPS_SLOW_CLK, AIPS_PLAT_CLK, etc. Therefore, users need to follow the clock option in the S32Kxx-RM, otherwise the HSE may not operate properly, or even HSE FW will be erased.
- ✓ Note that K312 cannot be configured as clock option A

	Option A	Option B	Option C	Option D	Option E	Option E2	Option F	Option G
Clocking options	High- performanc e mode	Reduced speed mode	Boot (default) Standby configuratio n (for low dynamic current consumptio n)	FIRC divider bypassed	Low speed Run mode, clocked by divided FIRC	Very low speed Run mode, clock by divided FIRC	Operation in 1:1 mode with core and AXBS at same speed	PLL providing 48 MHz (test bench use case)
System clock source (SYS_CLK)	PLL_PHI0_ CLK	PLL_PHI0_ CLK	FIRC_CLK ÷ 2	FIRC_CLK	FIRC_CLK ÷ 2	FIRC_CLK ÷ 16	PLL_PHI0_ CLK	PLL_PHI0_ CLK
PLL VCO frequency	480 MHz	480 MHz	-	-	-	-	480 MHz	480 MHz
PLL_PHI1_ CLK	K344: 240 MHz (VCO ÷ 2) K342: 160 MHz (VCO ÷ 3)	K344: 240 MHz (VCO ÷ 2) K342: 160 MHz (VCO ÷ 3)	_	_	_	_	K344: 240 MHz (VCO/2) K342: 160 MHz (VCO/3)	-
PLL_PHI0_ CLK	160 MHz (VCO ÷ 3)	120 MHz (VCO ÷ 4)	_	_	_	-	160 MHz (VCO ÷ 3)	96 MHz (VCO ÷ 5)
CORE_CLK (application cores, AXBS, SRAM, AIPS0,	160 MHz (SYS_CLK)	120 MHz (SYS_CLK)	24 MHz (FIRC_CLK	48 MHz (FIRC)	3 MHz ((FIRC ÷ 2)	187.5 kHz ((FIRC ÷	80 MHz (SYS_CLK	48 MHz (SYS_CLK

The chip supports 1:1 clocking mode, whereby the core(s) are clocked at the same frequency as the slave

ports (flash memory, PRAM controller, AIPS controller). Option F - Operation in 1:1 mode with CORE_CLK and

AXBS_CLK at same speed supports this requirement.

The frequencies in the table above are maximum frequencies for a specific clock. However, any clock frequency selected must adhere to the same clock divider ratios shown in Clocking use case examples.



NOTE – HSE CLOCK GASKET SETTING FOR S32K312

31.8 Reduced clock mode configuration

If you use clocking option B (Reduced clock mode configuration), the application sets the "dcf_client_utest_misc" DCF record to enable Reduced Clock mode. See the DCF clients file attached to the S32K3xx reference manual for more information on DCF records.

Must write DCF to configure FXOSC frequency and option B

|--|

NOTE – HSE GPR

✓ The HSE GPR(0x4039C028) provides some information about the internal working status of the HSE. In case of some abnormal conditions that prevent the HSE from working or the firmware is erased, the user should immediately check the HSE GPR value and save it for further analysis.

14.2.6.2 HSE GPR Register 3

Secure BAF updates status bits on HSE GPR Register 3 (0x4039C028) as explained in below table.

Table 136:	Status Bits	on HSE	GPR Registe	er 3	(0x4039C028)

Bit #	Description
31	Reserved
5	Application cores booted in Recovery mode by SBAF.
4 -	No HSE Firmware is present in Device due to Erase performed by SBAF Handshake logic. This bit resets on presence of valid HSE Firmware.
3	HSE Firmware from Data flash area is erased by SBAF Handshake logic in current reset cycle.
2	HSE Firmware from code flash area is erased by SBAF Handshake logic in current reset cycle.
1	MU interface is enabled for installation of HSE Firmware.
0	HSE FW is present and SBAF Booted HSE Firmware
6	Indicates that SBAF performs the debug authentication.



NOTE – FLASH synchronization

 To avoid synchronization issues, HSE Firmware sets the write block whenever it is executing or reading from a block and sets the read block CONFIG_GPR3 at the address (0x4039C028).

Don't neglect not to perform HSE key related operations after operating MCAL-EEEPROM to avoid D-FLASH read/write conflicts

Table 130: HSE_READ_WRITE_LOCK REGISTER (CONFIG_GPR3 address 0x4039C028)

Bit #	Num of bits	Application Access	Description
30-31	2	R 📉	Reserved
29	1	R	Application Flash Read is Blocked for Block 4
28	1	R	Application Flash Read is Blocked for Block 3
27	1	R 🔾	Application Flash Read is Blocked for Block 2
26	1	R	Application Flash Read is Blocked for Block 1
25	1	R	Application Flash Read is Blocked for Block 0
24	1	R	Application Flash Read is Blocked for UTEST
22-23	2	R	Reserved
21	1	R	Application Program and Erase Blocked for Block 4
20	1	R	Application Program and Erase Blocked for Block 3
19	1	R	Application Program and Erase Blocked for Block 2
18	1	R	Application Program and Erase Blocked for Block 1
17	1	R	Application Program and Erase Blocked for Block 0
16	1	R	Application Program and Erase Blocked for UTEST
0-15	15	R	Used for other applications

Note :

Data Flash is indicated at different flash blocks for different devices. For 4MB/8MB devices the data flash is denotes by Block 4. For 2MB/1MB devices the data flash is denotes by Block 2. For 6MB devices the data flash is denotes by Block 3.

Application needs to read from CONFIG_GPR3 before read or write on flash so the synchronization issue can be avoided between HSE and application core(s).

Important!

In AB_SWAP configuration, HSE_READ_WRITE_LOCK REGISTER work on physical flash Blocks and not on swapped blocks. In case of higher block being active and firmware is executing from physical block 1 (for 2MB devices) and physical block 3 (for 4MB devices) although the addressing of flash still represents to block 0 and block 1 respectively.

NOTE – FLASH synchronization

- The FLASH will continue to be occupied after the HSE execution service is completed, and if the M7 core performs the FLASH erase or write, the operation will fail.
- ✓ In debug window, found c40 flash Module Configuration Status (MCRS) - Program and Erase Protection Error (PEP) report an error.

17	Program and Erase Protection Error
PEP	PEP provides information about program and erase operations with respect to protection errors. A protection error occurs if a program is attempted to a locked sector or super sector, or if an erase is selected to a locked sector or super sector. This is evaluated prior to the operation beginning, and if an error is detected, high voltage operations (either a Program or Erase) will not be attempted for this request.
	NOTE
	If a location has both OTP and Lock protection, the response from the NVM will be PEP=1 only.
	If PEP is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect.
	0b - Program and erase protection errors do not exist
	1b - Previous program or erase protection error encountered

/* check if HSE is locked flash */	
<pre>while (1 == HostFlash_CheckHseFlashLock());</pre>	
<pre>SuspendAllInterrupts(); /* Erase sector */ C40_Ip_Status = C40_Ip_MainInterfaceSectorErase(vSector, FLS_MASTER_ID); HOST_FLASH_ASSERT((STATUS_C40_IP_BUSY == C40_Ip_Status) (STATUS_C40_IP_SUCCESS == C40_Ip_Status)); do</pre>	13 /* add check HSE flas 14 [©] bool HostFlash Check 15 { 16 volatile uint32 t 17 bool IsHseFlashLo
<pre>{ C40_Ip_Status = STATUS_C40_IP_SUCCESS ; C40_Ip_Status = C40_Ip_MainInterfaceSectorEraseStatus(); HOST_FLASH_ASSERT((STATUS_C40_IP_BUSY == C40_Ip_Status) (STATUS_C40_IP_SUCCESS == C40_Ip_Status)); }</pre>	18 19 19 18 19 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 19 18 18 18 18 18 18 18 18 18 18
<pre>while (STATUS_C40_IP_BUSY == C40_Ip_Status); ResumeAllInterrupts();</pre>	<pre>23 #if 0 24 HOST_FLASH_ASSERT 25 #endif 26</pre>
99 EXTERNAL USE	27 return IsHseFlash 28 }

13	1 * .	add check HSE flash lock function before erase or write s $^{*/}$
140	boo	l HostFlash CheckHseFlashLock(void)
15	{	NARE CONTRACTOR CONTRACT
16		volatile uint32 t HseGprVal;
17		bool IsHseFlashLock;
18		
19		<pre>HseGprVal = *((uint32_t*)HSE GPR 3 ADDR);</pre>
20		IsHseFlashLock = (0 != (HseGprVal & HSE FLASH LOCK)) ? 1 : 0;
21		
22		/* stop if HSE is locked flash */
23	#if	0
24		HOST_FLASH_ASSERT(0 == IsHseFlashBlock);
25	#en	dif
26		
27		return IsHseFlashLock ;
28	}	
• •		

NOTE – HSE FIRC divider in RTD 2.0.0 clock init

 ✓ After the HSE FW is installed, the highest 3 bits of the GPR register are set to 0, which means that the application core cannot change the FIRC divider. However, the current RTD 2.0.0 code doesn't check and change it directly, that makes Hardfault.

Field	Function
31-29	FIRC Divider
APP_CORE_A CC	NOTE While writing to this register, APP_CORE_ACC is RO and should not be changed from 0b101.
	101b - Application core can write this field [FIRC_DIV_SEL] All other values - No access to application core

5	if (FALSE == TimeoutOccurred)	
	<pre>1 RegValue = IP_CONFIGURATION_GPR->CONFIG_REG_GPR;</pre>	
	if((RegValue & 0xA0000000) == 0xA0000000)	
	{	
	<pre>RegValue &= ~CONFIGURATION_GPR_CONFIG_REG_GPR_FIRC_DIV_SEL_MASK;</pre>	
	RegValue = CONFIGURATION_GPR_CONFIG_REG_GPR_FIRC_DIV_SEL(DividerValue);	
	IP_CONFIGURATION_GPR->CONFIG_REG_GPR = RegValue;	

Add the FIRC access checking code

	efine CLOCK IP WFI EXECUTED MC ME PRTNØ CORE2 STAT WFI MASK atic void Clock_Ip_SetFircDivSelHseBConfigRegGpr(Clock_Ip_DividerConfigType_const* Config)				
1 1					
58	uint32 RegValue;				
9	uint32 DividerValue = 0U;				
0					
1	boolean TimeoutOccurred = FALSE;				
2	uint32 StartTime:				
3	uint32 ElapsedTime;				
4	uint32 TimeoutTicks;				
5	uint32 WfiStatus;				
6					
7	switch(Config->Value)				
8					
59	case 1U:				
0	DividerValue = 3U;				
1	break;				
2	case 2U:				
3	DividerValue = 1U;				
4	break;				
5	case 16U:				
6	DividerValue = 2U;				
7	break;				
8	default:				
'9	/* No option in hardware for this value */				
0	break;				
31	}				
32					
33	/* if divider value option from configuration is valid */				
34	if (DividerValue != 0U)				
35	{				
86=	/* Before access to CONFIG_REG_GPR register, driver should wait for Secure BAF to go in WFI				
37	by reading register PRTN0_CORE2_STAT. Wfi status will be checked. */				
88	Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);				
19	/* Wait for acknowledge to be cleared. */				
0	do				
1	{				
2	<pre>WfiStatus = (IP_MC_ME->PRTN0_CORE2_STAT & MC_ME_PRTN0_CORE2_STAT_WFI_MASK);</pre>				
3	TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);				
4	}				
5	<pre>while ((CLOCK_IP_WFI_EXECUTED != WfiStatus) && (FALSE == TimeoutOccurred));</pre>				
6					
7	if (FALSE == TimeoutOccurred)				
8	{				
9	RegValue = IP_CONFIGURATION_GPR->CONFIG_REG_GPR;				
96 91	RegValue &= ~CONFIGURATION_GPR_CONFIG_REG_GPR_FIRC_DIV_SEL_MASK;				
2	RegValue = CONFIGURATION_GPR_CONFIG_REG_GPR_FIRC_DIV_SEL(DividerValue); IP CONFIGURATION GPR->CONFIG REG GPR = RegValue;				
3	IF_CONFIGURATION_OFK->CONFIG_KEG_OFK = Kegvalue;				



NOTE – S32K324 install HSE FW failed and can't erase chip

✓ The newly shipped chip(probably after June or July of '22.) S32K324 is different from the sample P32K344 and already comes with the latest SBAF, which cannot support the old version of HSE FW installation.

After downloading the HSE FW install project (K3x4 ab swap 0.1.1.0) using PE micro, the chip will enter an unknown error state causing the chip not to be erased.

Need to use Jlink or Lauterbach to write it once to restore it to normal.





NOTE -- SRAM SIZE

✓ HSE core has SRAM internal, so there is no need to reserve SRAM memory for HSE. The total SRAM in link file could be used by application, while it is changed in example applications.

		/* 4096K - 176K (sBAF + HSE)*/
: $ORIGIN = 0 \times 00000000$,	$LENGTH = 0 \times 00010000$	/* 32K */
: $ORIGIN = 0 \times 20000000$,	$LENGTH = 0 \times 00020000$	/* 64K */
: $ORIGIN = 0 \times 20400000$,	$LENGTH = 0 \times 0002 DF00$	/* 183.9K */
: ORIGIN = $0 \times 2042 DF00$,	LENGTH = 0x00000100	/* 0.1K */
: ORIGIN = 0x2042E000,	LENGTH = 0x00001000	/* 4KB */
: ORIGIN = 0x2042F000,	LENGTH = 0x00001000	/* 4KB */
: ORIGIN = 0x20430000,	$LENGTH = 0 \times 0000 FF00$	<pre>/* 64KB, needs to include int_re</pre>
: ORIGIN = 0x2043FF00,	LENGTH = 0x00000100	
: ORIGIN = 0x20440000,	$LENGTH = 0 \times 00004000$	/* 16KB */
: ORIGIN = 0x20444000,	LENGTH = 0	/* End of SRAM */
-	<pre>: ORIGIN = 0x0000000, : ORIGIN = 0x20000000, : ORIGIN = 0x20400000, : ORIGIN = 0x2042DF00, : ORIGIN = 0x2042E000, : ORIGIN = 0x2042E000, : ORIGIN = 0x2042F000, : ORIGIN = 0x20430000, : ORIGIN = 0x2043FF00,</pre>	<pre>: ORIGIN = 0x0040000, LENGTH = 0x003D4000 : ORIGIN = 0x0000000, LENGTH = 0x00010000 : ORIGIN = 0x2000000, LENGTH = 0x00020000 : ORIGIN = 0x2040000, LENGTH = 0x0002DF00 : ORIGIN = 0x2042DF00, LENGTH = 0x0000100 : ORIGIN = 0x2042E000, LENGTH = 0x00001000 : ORIGIN = 0x2042F000, LENGTH = 0x00001000 : ORIGIN = 0x2043F000, LENGTH = 0x0000FF00 : ORIGIN = 0x2043FF00, LENGTH = 0x00000100 : ORIGIN = 0x20440000, LENGTH = 0x00000100 : ORIGIN = 0x20440000, LENGTH = 0x00004000</pre>



NOTE -- S32K3X4 ITCM & DTCM SIZE

Memory region Name	Single Core (Size) (S32K314)	Multi Core Lock Step Enable (Size) (S32K344)	Multi Core Lock Step Disable (Size) (S32K324)
SRAM	0x20400000 - 0x2044FFFF (320 KB)		
ITCM_0	0x01000000 - 0x01007FFF (32 KB)	0x01000000 - 0x0100FFFF (64 KB)	0x01000000 - 0x01007FFF (32 KB)
ITCM_1	N/A	N/A	0x01400000 - 0x01407FFF (32 KB)
DTCM_0	0x20000000 - 0x2000FFFF (64 KB)	0x20000000 - 0x2001FFFF (128 KB)	0x20000000 - 0x2000FFFF (64 KB)
DTCM_1	N/A	N/A	0x20400000 - 0x2040FFFF (64 KB)
ITCM_0 Alternate Address	0x11000000 - 0x11007FFF (32 KB)	0x11000000 - 0x1100FFFF (64 KB)	0x11000000 - 0x11007FFF (32 KB)
ITCM_1 Alternate Address	0x11400000 - 0x11407FFF (32 KB)	N/A	0x11400000 - 0x11407FFF (32 KB)
DTCM_0 Alternate Address	0x21000000 - 0x2100FFFF (64 KB)	0x21000000 - 0x2101FFFF (128 KB)	0x21000000 - 0x2100FFFF (64 KB)
DTCM_1 Alternate Address	0x21400000 - 0x2140FFFF (64 KB)	N/A	0x21400000 - 0x2140FFFF (64 KB)



103 EXTERNAL

NOTE – Changes in the new released HSE FW (0.2.1.0)

Rev 2.0	06/2022	 Updated the description of XRDC configuration at various places. IVT content is modified. HSE GPR registers are updated. Memory map of various K3 variants is updated. Added details about SHE UID 	When using RTD 201, the HSE interface has been replaced with 0.2.1.0(full mem)
		 Updated the UID usage for Provisioning a device-dependent ADKP. Updated the Secure ADKP Provisioning section. Added more clarifications in Debug section. Update the DH private/public keHDy description Updated the key provisioning usage when importing a key: a key imported in an energy term of a private of the secure authenticated. 	If the firmware version used by the K344 is 0.1.1.0, an error will occur when executing the SMR install service in the secure boot demo.
		 imported in an encrypted format must be always authenticated (7.2.3.2 and 13.4 sections) 11. Updated Secure Boot and Memory Verification Services: add the types of secure boot; updated the SMR entry to include the AAD data 12. Added the section which captures the details of various SBAF and HSE firmware versions. 	Be careful with the HSE interface, it should be the same as the HSE FW version Otherwise, some HSE services
	07		may not execute properly(e.g. secure boot – SMR install)

The HSE FW in the chip and HSE interface header file version need to be

Running Secure Boot CFG program Hse-FW Version : 1.5.0.2.1.0. AB swap using interface version : 0.5.0.2.1.0 AB_SWAP Active State : Active , AB_SWAP Active Region : High address, flash block 2,3(K3x4) / 1(K3x2)

Running Secure Boot CFG program <u>Hse-FW Version : 1.5</u> 0.2.1.0 . AB swap using interface version : 1.5.0.2.1.0

AB_SWAP Active State : Active , AB_SWAP Active Region : High address, flash block 2,3(K3x4) / 1(K3x2)





SECURE CONNECTIONS FOR A SMARTER WORLD