

S32K3 HSE

CHARLES ZHAO

Created: Nov 2022

Last Update: Dec 2022




Agenda

- HSE Overview
- HSE FW & Documentation
- HSE Memory Layout
- HSE Firmware Install & Update
- HSE OTA
- HSE Recovery Mode
- HSM FW Handshake
- HSE Key Management & Crypto Services
- HSE Secure Boot
- HSE Lifecycle & Host Debug Access
- Some Important Notes

HSE OVERVIEW

Overview



HSE NATIVE SECURITY SERVICES

Cryptographic functions

- Encryption / decryption
- MAC generation / verification
- Hashing
- Signature generation / verification

Key management

- Key import & export
- Key generation
- Key derivation
- Key exchange
- SHE specification services

Random number generation

- Pseudo-random numbers based on true random seed

Secure Memory Regions (SMR)

- Memory verification at start-up (secure boot)
- Memory verification at run-time

Monotonic counters

- Incrementing and reading volatile & non-volatile counters

Administration

- System initialization & configuration
- Functional tests
- Security policy manager
- Service updates & extension
- FW Update



Secure network protocols

- N/A

HSE CRYPTOGRAPHIC SERVICES

| Service | Feature | Description |
|----------------|---|---|
| Cryptography | Ciphers | AES: ECB, CBC, CFB, OFB, CTR RSAES: PKCS1-v1_5, OAEP ECIES * Software implementation in S32K3 |
| | Message Authentication Code (MAC) | AES: CMAC, GMAC, HMAC, FAST CMAC, CMAC with Counter |
| | Hashing | SHA1, SHA224, SHA256, *SHA384, *SHA512 Miyaguchi-Preneel Compression |
| | Authenticated ciphers | AES: CCM, GCM |
| | Digital signature generation and verification | RSASSA_PSS RSASSA_PKCS1-v1_5 ECDSA – ECC over GF(p) with all prime standard curve supported BN p256, p638 / ANSI x9p192 to x9p512 / Brainpool P160 to P512 / sec p128 to p512/ TU Darmstadt primeCurve 1 to 35 EdDSA - Ed25519 |
| Key Management | Max key sizes | AES: 256 bits RSA: 4096 bits ECC: 521 bits |
| | Key generation | Permanent and ephemeral RSA and ECC key pair generation |
| | Key import | Plain or encrypted form, with optional authentication tag. SHE key update protocol |
| | Key derivation | various: NIST 800-108, PBKDF2, TLS1.2_PRF, HKDF etc. |
| | Key exchange | ECDH, ECC Burmester-Desmedt Protocol |
| | Certificate handling | Key Installation from x.509 and CVC certificates Certificate installation for Root of Trust establishment. |
| | Pseudo random generation | Based on a True Random Number AIS31 Class P2 high and FIPS 140-2 compliant (Supported classes: PTG.3, DRG3, DRG.4) |

HSE INTERFACE



Note:


By default, only MU0 is enable, The Application can enable more MU using "Set Attribute" service

HSE FW & DOCUMENTATION

DOC AND HSE-FW

[Design : Product Information : Automotive SW - S32K3 - HSE Firmware \(flexnetoperations.com\)](http://flexnetoperations.com)

HSE FW Reference Manual (detailing the HSE configuration & usage)



NXP HSE FW package:

- binary and interface (.h files)
- HSE Service API RM



HSE FW Demo App package:

- Sample code (scripts, readme)
- HSE FW FAQ,
- HSE Demo App installer.



HSE – Related Documents on Docstore

| | |
|---|---|
| Unknown | Tr744910 - K3_SecurityWorkshop_CryptoDriver_29Mar2022 (1.0) |
| Unknown | Tr744101 - S32K3XX HSE And OTA Advance Training (0.1) |
| Unknown | Tr665601 - S32K344_HSE_Training (0.1) |
| Development Software: Host Device Drivers | Sw745310 - SecureBootAppNoteDemo (1.0) |
| Development Software: Application Development Tools | Sw744701 - S32K312_HSE_FW_INSTALL_V_0_1_2_1.Zip (0.1) |
| Unknown | Sw559707 - S32K3 HSE Service API RM (0.7) |
| Unknown | Si774301 - Boot Performance Numbers On S32K3x4 (0.1) |
| Unknown | Eb788501 - S32K3 - New HSE FW & SBAF (0.1) |
| Data sheet | Ds765101 - Cybersecurity Case For S32K344 (0.1) |
| Data sheet | Ds765001 - NXP Cybersecurity Plan For S32K344 (0.1) |
| Application note | An781201 - Secure Boot Overview Training (0.1) |
| Application note | An745220 - S32K3 HSE Training - Oct2022 (2.0) |

DOC store : <https://www.docstore.nxp.com/>

| | |
|------------------|--|
| Application note | An744810 - HSE FW Install For S32K3xx (1.0) |
| Application note | An744610 - S32K3xx_Memories_Training. (1.0) |
| Application note | An744511 - Secure Boot Application Note V0.1.1.0 (1.1) |
| Application note | An744410 - K3_SecurityWorkshop_VKMS__29Mar2022.Pdf (1.0) |
| Manual | RM758221 - HSE-B Firmware Reference Manual - V2.1 (2.1) |

HSE – HSE FW

NXP > Design > **Product Information : Automotive SW - S32K3 - HSE Firmware**

Software & Support

Product List

Product Search

Order History

Recent Product Releases

Recent Updates

Licensing

License Lists

Offline Activation

FAQ

Download Help

Table of Contents

FAQs

Product Information

Automotive SW - S32K3 - HSE Firmware

Select a version. To access older versions, click on the " Previous " tab

Current

Previous

| Version | | Description | Date Available | |
|----------|---|--|----------------|------------------------------|
| 0.2.1.0 | — | HSE FW 0.2.1.0 RTM Release This is the HSE standard firmware 0.2.1.0 RTM release targeting the S32K344, S32K324, S32K314 devices. | Jul 8, 2022 | Download Log |
| 0.1.2.1 | — | HSE FW 0.1.2.1 Hotfix Release This is the HSE Standard FW 0.1.2.1 Hotfix release targeting the S32K312 platform. | Feb 7, 2022 | Download Log |
| 0.1.2.0 | — | HSE FW 0.1.2.0 BETA Release This is the HSE Standard FW 0.1.2.0 BETA release targeting the S32K312 platform. | Jan 18, 2022 | Download Log |
| 0.14.0 | — | HSE FW 0.0.14.0 EAR Release This is the HSE Standard FW 0.0.14.0 EAR release targeting the S32K342, S32K322 and S32K341 devices. | Dec 7, 2021 | Download Log |
| 0.1.1.0 | — | HSE FW 0.1.1.0 RTM Release This is the HSE Standard FW 0.1.1.0 RTM release targeting the S32K3X4 platform. | Oct 13, 2021 | Download Log |
| 0.0.11.0 | — | HSE FW 0.0.11.0 EAR Release This is the HSE Standard FW 0.0.11.0 EAR release targeting the S32K3X2 platform. | Aug 17, 2021 | Download Log |



HSE – HSE FW

| 📁 > NXL79504 > OSDisk (C:) > NXP > HSE_FW_S32K3XX_0_2_1_0 | | | | |
|---|-----------------|----------------------|--------|--|
| Name | Date modified | Type | Size | |
| 📁 docs | 2022/7/20 11:37 | File folder | | |
| 📁 hse_ab_swap | 2022/7/20 11:37 | File folder | | |
| 📁 hse_full_mem | 2022/7/20 11:37 | File folder | | |
| 🌐 GettingStarted.html | 2022/7/20 11:37 | Microsoft Edge HT... | 7 KB | |
| 📄 HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes... | 2022/7/8 20:33 | Adobe Acrobat D... | 270 KB | |
| 📄 license.rtf | 2022/7/8 20:35 | Rich Text Format | 446 KB | |
| 📄 uninstall.exe | 2022/7/20 11:37 | Application | 80 KB | |

HSE DEMO APP

- ✓ **Focused** approach on HSE service interface
- ✓ Provides bare metal **sample codes** for HSE services for ease of use and understanding
- ✓ Released along with HSE-Firmware
- ✓ **ReadMe** document

NXP > Design > Automotive SW - S32K3 - HSE Firmware > HSE FW 0.2.1.0 RTM Release : Files

Software & Support

Product List

Product Search

Order History

Recent Product Releases

Recent Updates

Licensing

License Lists

Offline Activation

FAQ

Download Help

Product Download

HSE FW 0.2.1.0 RTM Release

Files

License Keys

Notes


[Download Help](#)

Show All Files

5 Files

| + | File Description | File Size | File Name |
|---|---|-----------|---|
| + | HSE_DEMOAPP_S32K3XX_0_2_1_0.exe | 7.8 MB | HSE_DEMOAPP_S32K3XX_0_2_1_0.exe |
| + | HSE_DEMOAPP_S32K3XX_0_2_1_0_SCR.txt | 372 bytes | HSE_DEMOAPP_S32K3XX_0_2_1_0_SCR.txt |
| + | HSE_FW_2.1.0_SCR.txt | 1.1 KB | HSE_FW_2.1.0_SCR.txt |
| + | HSE_FW_S32K3XX_0_2_1_0.exe | 1.7 MB | HSE_FW_S32K3XX_0_2_1_0.exe |
| + | HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes.pdf | 269.5 KB | HSE_FW_S32K3XX_0_2_1_0_ReleaseNotes.pdf |

HSE Demo APP



- ▼ S32K3XX_demo_app: S32K3x4
 - > Binaries
 - > Includes
 - > demo_app
 - > S32K3x4
- ▼ SecureBootTestApp: Debug_FLASH
 - > Includes
 - > Project_Settings
 - > secure_boot_app_code

```
arm-none-eabi-size --format=berkeley S32K3XX_demo_app.elf
arm-none-eabi-objdump --source --all-Headers --demangle --line-numbers
text    data    bss    dec    hex filename
55832   1075   36917   93824   16e80 S32K3XX_demo_app.elf
Finished building: S32K3XX_demo_app.siz
Finished building: S32K3XX_demo_app.srec
```


Finished building: S32K3XX_demo_app.lst

```
Invoking: Standard S32DS Create Flash Image
arm-none-eabi-objcopy -O srec secure_boot_app.elf "secure_boot_app.srec"
Invoking: Standard S32DS Print Size
arm-none-eabi-size --format=berkeley secure_boot_app.elf
text    data    bss    dec    hex filename
2158     72   1036   3266    cc2 secure_boot_app.elf
Finished building: secure_boot_app.siz
Finished building: secure_boot_app.srec
```




HSE MEMORY LAYOUT



S32K3x4 HSE MEMORY LAYOUT



Active Partition



S32K3x2 HSE MEMORY LAYOUT



| | |
|--|---------------------------------------|
| | Secure Area(Read/Write Restricted) |
| | User Flash Area(Read/Write Permitted) |



S32K3

Table 126: Secure NVM mapping (FULL_MEM)

| Device | Flash area | Start address | Size |
|---|---------------------------|---------------|-------|
| Common | HSE data flash | 0x10016000 | 168KB |
| | HSE configuration (UTEST) | 0x1B000000 | 8KB |
| S32K344, S32K324, S32K314 | HSE code flash | 0x007D4000 | 176KB |
| S32K312, S32K342, S32K322, S32K341 | HSE code flash | 0x005D4000 | 176KB |


Table 127: Secure NVM mapping (AB_SWAP)

| Device | Flash area | Start address | Size |
|---|-------------------------------|---------------|-------|
| Common | HSE data flash | 0x10020000 | 128KB |
| | HSE configuration (UTEST) | 0x1B000000 | 8KB |
| S32K344, S32K324, S32K314 | HSE code flash (passive area) | 0x007D4000 | 176KB |
| | HSE code flash (active area) | 0x005D4000 | 176KB |
| S32K312, S32K342, S32K322, S32K341 | HSE code flash (passive area) | 0x005D4000 | 176KB |
| | HSE code flash (active area) | 0x004D4000 | 176KB |



HSE FW INSTALL & UPDATE


HSE IVT



INSTALL HSE FW METHODS


- **Method 1:** Program the encrypted image of HSE FW at start location of code flash area i.e. 0x00400000 and give a reset. SBAF installs the HSE FW after reset.
- **Method 2:** Program the address encrypted image of HSE FW in IVT and program the encrypted HSE FW image at the provided address. After programming, provide a reset.
- **Method 3:** Installing the HSE FW through MU interface. Refer to HSE FW reference manual for more details. The advantage of this approach is that user doesn't need to program the encrypted image in flash. It can be saved in RAM also.

INSTALLATION ON A VIRGIN DEVICE FOR FULL MEM




1. The programming entity programs the images IVT in application flash block.
2. The programming entity programs HSE FW Image in application flash block.
3. The programming entity program application image in application flash block and issues a reset.
4. Upon next boot HSE will decrypt, authenticate and program the HSE FW image in secure code area. It will boot the application and HSE FW.

INSTALLATION ON A VIRGIN DEVICE FOR A/B SWAP




1. The programming entity programs the images IVT in application flash block.
2. The programming entity programs A/B swap HSE FW Image in application flash block.
3. The programming entity program application image in application flash block and issues a reset.
4. Upon next boot HSE will decrypt, authenticate and program the HSE FW image in secure code area. It will program A/B swap enable configuration parameters and issue reset.

FLASH MEMORY LAYOUT FOR A/B SWAP




HSE FIRMWARE UPDATE FULL MEM DEVICE




1. The Application receives a new image of HSE Firmware (pink image) from a Programming Entity
2. Application stores the image in application NVM area in case of one-shot mode or in RAM area in case of streaming mode.
3. The Application requests for a firmware update service.
4. The current running firmware after doing the basic sanity check erases the backup firmware from data flash.

HSE FIRMWARE UPDATE FULL MEM DEVICE




5. The HSE decrypts new firmware, verifies it and programs it in the data flash.
6. After successful programming of the new firmware, it passes the control to SBAF.

HSE FIRMWARE UPDATE FULL MEM DEVICE



7. SBAF restores the firmware from data flash to code flash.
8. SBAF passes the control to new firmware.
9. New firmware sends the response back to application.


HSE FIRMWARE UPDATE FROM FULL MEM TO A/B SWAP



1. The Application receives a new image of A/B swap HSE Firmware (pink image) from a Programming Entity and store it in its NVM
2. The Application copies itself and IVT in block 0,1 NVM
3. The Application issues firmware update service request to HSE
4. The HSE decrypts, verify and copies the A/B swap HSE firmware to block 1 NVM.


5. HSE programs the A/B swap counter value
6. HSE program the A/B Swap enable flag in UTEST
7. HSE FW sends the response to Application.
8. Application issue a reset to switch to Active block.

FROM FULL MEM TO A/B SWAP




HSE FIRMWARE UPDATE FROM A/B SWAP TO A/B SWAP


- The Application programs the new HSE FW Image in flash
- The Application copies itself or the new image of application to Block 2,3
- The Application issues Firmware update command to HSE
- HSE decrypts, programs and verifies the new HSE FW in block 2,3
- HSE increments OTA counter of passive block and returns response
- If response is success (OTA), App issues ACTIVATE_PASSIVE_BLOCK service and reset.



FROM A/B SWAP TO A/B SWAP









FROM A/B SWAP TO A/B SWAP



HSE – Install Firmware Demo – Method2

S32K3x4 Demo

-  S32K344_HSE_FW_INSTALL_Demo_V010.zip
-  S32K344_HSE_FW_INSTALL_Demo_V010_ABSwap.zip
-  S32K344_HSE_FW_INSTALL_Demo_V012.zip
-  S32K344_HSE_FW_INSTALL_Demo_V012_ABSwap.zip
-  S32K344_HSE_FW_INSTALL_Demo_V110.zip
-  S32K344_HSE_FW_INSTALL_Demo_V110_ABSwap.zip






















The installation of AB swap FW, update Full mem -> AB swap , is irreversible,

The AB swap device cannot change to Full mem, the OTA enable Flag is in UTEST(OTP- one time program)



hsefwinstallfors32k3.zip

S32K312 Demo

- ✓  S32K312_HSE_FW_INSTALL_V_0_1_2_1: Debug_FLASH
 - >  Binaries
 - >  Includes
 - ✓  Project_Settings
 - >  Startup_Code
 - >  Debugger
 - ✓  Linker_Files
 -  linker_flash_s32k312.ld
 -  linker_ram_s32k312.ld
 - >  RTD
 - >  board
 - >  generate
 - >  generate/src
 - >  interface
 - ✓  src
 - >  host_flash.c
 - >  host_flash.h
 - >  main.c
 - >  Debug_FLASH
 -  S32K312_HSE_FW_INSTALL_V_0_1_2_1.mex
 -  s32k312_sieve_flash.cmm



S32K312_HSE_FW_INSTALL_V_0_1_2_1_CUSTOMER.zip

HSE – INSTALL HSE-FW

For K312 install HSE FW
– full mem

✓ S32K312_HSE_FW_INSTALL_V_0_1_2_1: Debug_FLASH

- > Binaries
- > Includes
- ✓ Project_Settings
 - > Startup_Code
 - > Debugger
 - ✓ Linker_Files
 - linker_flash_s32k312.ld
 - linker_ram_s32k312.ld
- > RTD
- > board
- > generate
- > generate/src
- > interface
- ✓ src
 - > host_flash.c
 - > host_flash.h
 - > main.c
- > Debug_FLASH
 - S32K312_HSE_FW_INSTALL_V_0_1_2_1.mex
 - s32k312_sieve_flash.cmm

linker

Make sure HSE FW path is correct

```
linker_flash_s32k312.ld  main.c
52 )
53
54 /* */
55 TARGET(binary)
56 INPUT (C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink)
57 OUTPUT_FORMAT(default)
58 /* */
59
60 /*
61 TARGET(binary)
62 INPUT (C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink)
63 OUTPUT_FORMAT(default)
64 */
65
66 /*
67 TARGET(binary)
68 INPUT (C:\NXP\HSE_FW_S32K3X2_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink)
69 OUTPUT_FORMAT(default)
70 */
71
72 SECTIONS
73 {
74
75     .hse_bin :
76     {
77         . = ALIGN (0x4);
78         hse_bin_start = .;
79
80         /* */
81         C:\NXP\HSE_FW_S32K3XX_0_1_2_1\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.1_pb220205.bin.pink (.data)
82         /* */
83
84         /*
85         C:\NXP\HSE_FW_S32K3XX_0_1_2_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_1.2.0_pb211228.bin.pink (.data)
86         */
87
88         /*
89         C:\NXP\HSE_FW_S32K3X2_0_0_11_0\hse_full_mem\hse\bin\s32k3x2_hse_fw_0.13.0_0.11.0_pb210726.bin.pink (.data)
90         */
91         . = ALIGN (0x4);
92         hse_bin_end = .;
93     } > HSE_BINARY
94
95     __HSE_BIN_START = ORIGIN(HSE_BINARY);
96     __HSE_BIN_SIZE = __hse_bin_end__ - __hse_bin_start__;
97
```

HSE – INSTALL HSE-FW

Build and debug the project

```
410  /* enable utest HSE usage, OTP operation */
411  #if 1
412      while ( FALSE == checkHseFwFeatureFlagEnabled() )
413      {
414          /* user has requested to program HSE FW feature flag */
415          HseResponse = EnableHSEFWUsage();
416      }
417  #endif
418
419  /* config clock option B , write DCF and FXOSC, OTP operation */
420  #if 0
421      uint8_t isWriteDCF = 0 ;
422      if( 1 == isWriteDCF )
423      {
424          /* enable utest fxosc usage and dcf clock option
425           * with pll enable in ivt.beq, secure boot verification can be accelerated */
426          EnableFXOSCUsage();
427          ChangeDcfClockOption();
428      }
429  #endif
430
431  /* Clocks Configuration */
432  if( 1 == isConfigClock )
433  {
434      Clock_Ip_Init(&Mcu aClockConfigPB[0]);
435  }
436
437  /* get HSE FW version */
438  while ( (HSE STATUS INIT OK & Hse_Ip_GetHseStatus(0)) == 0 )
439  {
440  }
441
442  /* */
443  HSE_GetVersion_Example (&HseFwVersion);
```

OTP – one time program

1. Enable HSE FW usage, OTP operation

2. config clock option B , write DCF and FXOSC, OTP operation


3. Check HSE MU status, stuck here if without HSE FW

Need to reset for SBAF install the HSE FW

4. After reset and pass the status check,
Get the HSE FW version means the
HSE FW is already installed

HSE OTA

Update Application for A/B SWAP




Rollback Application for A/B SWAP

Application SW V2 running on Active Partition[2-3].

Application wants to rollback to V1 so call `srv_id`

`HSE_SRV_ID_ACTIVATE_PASSIVE_BLOCK` and then issues Reset.

After Reset, Application SW V1 gets control as Block[0-1] becomes Active Partition.



SW32K3x4 OTA DEMO

NXP > Design > Automotive SW - S32K3 Reference Software > SW32K3_OTADEMO_0.8.0_D2203 : Files

Software & Support

Product List

Product Search

Order History

Recent Product Releases

Recent Updates

Licensing

License Lists

Offline Activation

Product Download

SW32K3_OTADEMO_0.8.0_D2203

Files

License Keys

Notes

[? Download Help](#)

Show All Files




3 Files


| + File Description | File Size | File Name |
|---|-----------|---|
| + SCR_S32K344_HSE_OTA.txt | 390 bytes | ↓ SCR_S32K344_HSE_OTA.txt |
| + SW32K3_OTADEMO_0.8.0_D2203.exe | 1.7 MB | ↓ SW32K3_OTADEMO_0.8.0_D2203.exe |
| + SW32K3_OTADEMO_0.8.0_ReleaseNotes.pdf | 162.1 KB | ↓ SW32K3_OTADEMO_0.8.0_ReleaseNotes.pdf |



SW32K3x4 OTA DEMO



SW32K3x4 OTA DEMO



The screenshot displays an IDE interface. On the left, the 'Project Explorer' shows a project named 'S32K344_HSE_OTA: Debug_FLASH'. The project structure includes folders for 'Binaries', 'Includes', 'Project_Settings', 'RTD', 'board', 'generate', 'generate/src', 'include', 'src', 'Debug_FLASH', and 'scripts'. The 'src' folder is expanded, showing files: 'Authenticate.c', 'Cipher.c', 'Hash.c', 'KeyProvision.c', 'main.c' (selected), 'Ota.c', and 'RandomNumberGenerator.c'. The 'main.c' file is open in the editor on the right. The code in 'main.c' is as follows:

```
93  /* Initialize Crypto Driver
94  /* =====
95  Crypto_Init(NULL_PTR);
96
97  /* =====
98  /* Random Number Generation demo
99  /* =====
100 //Demo_RandomNumberGeneration();
101
102 /* =====
103 /* Key Provisioning demo
104 /* =====
105 //Demo_KeyProvisioning();
106
107 /* =====
108 /* Authenticate Application demo
109 /* =====
110 //Demo_Authentication();
111
112 /* =====
113 /* Symmetric Cipher demo
114 /* =====
115 //Demo_SymmetricCipher();
116
117 /* =====
118 /* Hash demo
119 /* =====
120 Demo_Hash();
121
122 /* =====
123 /* Application OTA Update demo
124 /* =====
125 Demo_OtaUpdate();
126
127 /* After next reset the code in passive blocks is execute
128
```



HSE RECOVERY MODE


Recovery Mode – Secure Recovery Mode

The recovery mode allows the host to recover from following abnormal situations

- ✓ IVT is not present or corrupted
- ✓ There is 8 consecutive functional or destructive resets.
- ✓ Secure boot authentication of application image failed.
- ✓ Can be disabled by clearing bit number 22 and 23 in register “DCMRWP1”.

Recovery Mode – Secure Recovery Mode

- ✓ In Secure Recovery mode, the HSE subsystem boot the Secure Recovery Application after its authenticity vs. ADKP is confirmed (see the below figure).
- ✓ Needs to be enabled by *HSE_SECURE_RECOVERY_CONFIG_ATTR_ID*.
- ✓ The start address and the size of the secure recovery application must be provided in the IVT and Secure Recovery Application includes random IV.



Offset in IVT


| | | | | |
|------|---|------------|---|---------|
| 0x40 | 4 | Executable | Start Address of Application Core for Secure Recovery mode. | Pointer |
|------|---|------------|---|---------|



Recovery Mode – JTAG Recovery Mode


If the Secure Recovery Mode fails, the device enters JTAG Based Recovery Mode.

the HSE subsystem waits for debugger connection (that must be authenticated when LC is OEM_PROD or IN_FIELD) and then releases the host from reset at a predefined address 0x20400100 to a ram application with application core in sleeping mode.



HSE FW HANDSHAKE

HSE FW HANDSHAKE



REINSTALL FW VIA MU IN CASE A/B SWAP

MU Restore FW

1. Root cause

In most cases, HSE FW erased caused by incorrect clock configuration. The proper operation of the HSE subsystem depends on the correct configuration of the clocks CORE_CLK, HSE_CLK, AIPS_SLOW_CLK, AIPS_PLAT_CLK, etc. Therefore, users need to follow the 23.7.2 clock option in the S32Kxx-RM, otherwise the HSE may not operate properly, or even HSE FW will be erased.

But I also found some other case, like clear FES-POR without DCF record config (K312), K312 enable "PLL_ENABLE" in IVT.

More detail can refer to S32K3-RM and HSE-RM, I also write mention this in HSE QSG.

Full mem firmware recovery is similar to AB swap, you can refer to [S32K3 HSE installation using MU Interface - NXP Community](#)

2. Prepare

Need to prepare a HSE FW install project to download the firmware to FLASH, and then add a loop, avoid running the program to another location, click "run" in debug window each time after writing to the MU RR/TR register

3. HSE handshake mechanism

After POR, the MU-FSR reg all "0", the HSE is not working

Check the HSE GPR

14.2.6.2 HSE GPR Register 3

Secure BAF updates status bits on HSE GPR Register 3 (0x4039C028) as explained in below table.

Table 136: Status Bits on HSE GPR Register 3 (0x4039C028)

| Bit # | Description |
|-------|---|
| 31... | Reserved |
| 5 | Application cores booted in Recovery mode by SBAF. |
| 4 | No HSE Firmware is present in Device due to Erase performed by SBAF Handshake logic. This bit resets on presence of valid HSE Firmware. |
| 3 | HSE Firmware from Data flash area is erased by SBAF Handshake logic in current reset cycle. |
| 2 | HSE Firmware from code flash area is erased by SBAF Handshake logic in current reset cycle. |
| 1 | MU interface is enabled for installation of HSE Firmware. |
| 0 | HSE FW is present and SBAF Booted HSE Firmware |


HSE_B Firmware Reference Manual, Rev 1.2, 01/2022

NXP Semiconductors

207

And the HSE GPR 3 register bit 0 is also 0 (normal should be 0x00000001), so it is obvious that the firmware is automatically erased by SBAF through the handshake mechanism.


Handshake mechanism in HSE-RM,




KEY MANAGEMENT & CRYPTO SERVICES




HSE KEY ATTRIBUTES & STORAGE LOCATIONS



HSE KEY CATALOGS



- Key Groups are linked to one or more MUs (key can be accessed using that MU interface)
- ROM key catalog:** defined / provisioned by NXP
- NVM / RAM key catalogs:** one-time configurable
 - Number of groups & key slots limited by HSE memory size
- Key handle = *CONCAT*(0x00, catalog type, group index, slot index)
- Keys can refer to standard / custom **certificates**
 - Pointers to public key values provided during key import
 - Certificate parsing handled by the application
 - Key value modification after import render the key unusable



HSE KEY CATALOG FORMAT EXAMPLE

- The key catalog formatting takes as inputs:
- ✓ A pointer to the NVM key catalog configuration
 - ✓ A pointer to the RAM key catalog configuration

```
hseKeyGroupCfgEntry_t my_NVM_key_catalog[] = {
/* AES keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_AES,      10,  128},
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_AES,      10,  256},
/* ECC keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_ECC_PAIR,   2,  256},
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_ECC_PUB,    5,  256},
/* RSA keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_RSA_PAIR,   2, 2048},
    {HSE_MU0_MASK, HSE_KEY_OWNER_CUST, HSE_KEY_TYPE_RSA_PUB,   10, 4096},


    {0, 0, 0, 0, 0}
};

hseKeyGroupCfgEntry_t my_RAM_key_catalog[] = {
/* ECC keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_ANY, HSE_KEY_TYPE_ECC_PUB,     5,  256},
/* AES keys */
    {HSE_MU0_MASK, HSE_KEY_OWNER_ANY, HSE_KEY_TYPE_AES,        10,  128},
    {HSE_MU0_MASK, HSE_KEY_OWNER_ANY, HSE_KEY_TYPE_AES,        10,  256},
};
```

| KEY Handle | 31 ~ 24 | 23 ~ 16 | 15 ~ 8 | 7 ~ 0 |
|------------|---------|----------------|-----------------|----------------|
| | 0 | Key catalog ID | Key group index | Key slot index |




KEY IMPORT / EXPORT




ADDITIONAL KEY PROVISIONING SERVICES


Key Generation




Key Derivation



Key Agreement



SHE Key Update Protocol



HSE CRYPTO SERVICES

CRYPTO services can be executed in two modes:


- **One Pass Mode**

- Usually intended to process data in one-shot (e.g. Can messages,)


- **Streaming Mode**

- Operation has many phases: **Start, Update, Update..., Finish**
- **Context** is established during start of operation. (Key, IV, etc.). Stream context is identified by a unique ID.
- Dependence between two consecutive Update operations
- Used when data is not available, or it has big size (and need to be split in chunks)
- Streaming context can be exported (encrypted & authenticated) to the host and then imported, when needed.

Crypto One-Pass Mode




Crypto Streaming Mode




HSE CRYPTO SERVICES

| HSE Service ID | HSE Service Data | Description |
|-----------------------|--------------------|--|
| HSE_SRV_ID_HASH | hseHashSrv_t | Hash service (one-pass and streaming): * SHA1 * SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256 * Miyaguchi-Preneel compression function (SHE specification support) |
| HSE_SRV_ID_MAC | hseMacSrv_t | Request to generate/verify a Message Authentication Code (MAC): * AES-CMAC, AES-GMAC * HMAC_(SHA1, all SHA224 and SHA256) |
| HSE_SRV_ID_FAST_CMACH | hseFastCMACHSrv_t | Low latency, high performance CMACH generate/verify request |
| HSE_SRV_ID_SYM_CIPHER | hseGetKeyInfoSrv_t | Symmetric encryption/decryption (one-pass and streaming): * AES-128/-192/-256: ECB, CBC, CTR, OFB, CFB |
| HSE_SRV_ID_AEAD | hseAeadSrv_t | AEAD encryption/decryption: * AES-CCM-128/-192/-256 (one-pass, no streaming support) * AES-GCM-128/-192/-256 (one-pass and streaming) |
| HSE_SRV_ID_SIGN | hseSignSrv_t | Request a Digital Signature Generation/Verification (one-pass and streaming): * RSASAA_PSS (1024, 2048, 3072, 4096) * RSASAA_PKCS1-v1_5(1024, 2048, 3072, 4096) * ECDSA (all supported ECC curves) * EDDSA (for ED25519 curve) |
| HSE_SRV_ID_RSA_CIPHER | hseRsaCipherSrv_t | RSA encryption/decryption: * RSAAES-PKCS1-v1_5 (1024, 2048, 3072, 4096) * RSAAES-OEAP (1024, 2048, 3072, 4096) |

HSE CRYPTO DEMO














 S32DS Project from Example.

Create S32DS Project from Example


 Please, select example project.

Project name:

Enter search text...

| Examples: | Description: |
|--|--------------|
| <ul style="list-style-type: none"> Crc Ip Example S32K344▼  Crypto S32K3xx Examples<ul style="list-style-type: none"> Crypto_CmacCtr_KeyGenBD_S32K312 Crypto_CmacCtr_KeyGenBD_S32K342 Crypto_CmacCtr_KeyGenBD_S32K344 Crypto_SymmetricPrimitives_S32K312 Crypto_SymmetricPrimitives_S32K342 Crypto_SymmetricPrimitives_S32K344 Hse_Ip_AesEncAsynclrq_S32K312 Hse_Ip_AesEncAsynclrq_S32K342 Hse_Ip_AesEncAsynclrq_S32K344▼  Dio S32K3xx Examples<ul style="list-style-type: none"> Dio_Example_S32K312 | |


HSE CRYPTO DEMO



The screenshot shows an IDE interface. On the left is the 'Project Explorer' for a project named 'Crypto_SymmetricPrimitives_S32K344: Debug_FLASH'. It shows a tree structure with folders like 'Binaries', 'Includes', 'Project_Settings', 'RTD', 'board', 'generate', 'generate/include', 'generate/src', and 'src'. Under 'src', the file 'main.c' is selected. On the right is the 'main.c' file editor, showing the following code:

```
1107
1190 =====
1191 int main(void)
1192 {
1193     Std_ReturnType RetVal;
1194
1195     /* =====
1196     /*   Initialization
1197     /* =====
1198     /* Initialize OsIf component. It will be used to measure timeouts while
1199     OsIf_Init(NULL_PTR);
1200     /* Initialize Crypto driver */
1201     Crypto_Init(NULL_PTR);
1202
1203     /* Format HSE key catalogs (RAM + NVM) */
1204     RetVal = Crypto_Exts_FormatKeyCatalogs();
1205     App_SetSuccessStatus((Std_ReturnType)E_OK == RetVal);
1206
1207     /* =====
1208     /*   Run the AES128 encrypt/decrypt example
1209     /* =====
1210     App_Aes128EncryptDecryptExample();
1211
1212     /* =====
1213     /*   Run the CMAC generate/verify example
1214     /* =====
1215     App_CmacGenerateVerifyExample();
1216
1217     /* =====
1218     /*   Run the HASH example
1219     /* =====
1220     App_HashExample();
1221
1222     /* =====
1223     /*   Finish application execution, signaling the status
1224     /* =====
1225     Exit_Example(App_GetSuccessStatus());
1226     return (0U);
1227 }
```


HSE CRYPTO DEMO



The screenshot shows an IDE window with two panes. The left pane is the 'Project Explorer' showing a project structure for 'Hse_Ip_AesEncAsyncIrq_S32K344: Debug_FLASH'. The right pane shows the 'main.c' file with C code. The code includes variable declarations for `hseStatus_t`, `Hse_Ip_StatusType`, `hseSrvResponse_t`, and `uint8`, followed by static variables `u8NumSuccessfulHseRequests` and `u32NumFailedOperations`. It then contains several commented-out sections and active code for initializing the OS, installing interrupt handlers for MU0, and checking HSE status.

```
523 int main(void)
524 {
525     hseStatus_t          HseStatus;
526     Hse_Ip_StatusType    HseIpStatus;
527     hseSrvResponse_t     HseResponse;
528     uint8                u8Counter;
529     static volatile uint8 u8NumSuccessfulHseRequests = 0;
530     static volatile uint32 u32NumFailedOperations    = 0U;
531
532     /* =====
533     /*  Initialize OsIf component. It will be used to measure timeouts while wai
534     /* =====
535     OsIf_Init(NULL_PTR);
536
537     /* =====
538     /*  Install and enable the needed interrupt handlers
539     /* =====
540     /* Install ORed RX interrupt for MU-0 */
541     IntCtrl_Ip_InstallHandler(HSE_MU0_RX_IRQn, &Mu_Ip_Mu0_OredRx_Isr, NULL_PTR);
542     /* Enable ORed RX interrupt for MU-0 */
543     IntCtrl_Ip_EnableIrq(HSE_MU0_RX_IRQn);
544
545     /* =====
546     /*  Check that HSE is initialized (along with RNG module) by reading the sta
547     /* =====
548     HseStatus = Hse_Ip_GetHseStatus(MU0_INSTANCE_U8);
549     App_SetSuccessStatus(0U != (HseStatus & HSE_STATUS_INIT_OK));
550     App_SetSuccessStatus(0U != (HseStatus & HSE_STATUS_RNG_INIT_OK));
551
552     /* =====
553     /*  Initialize Hse Ip layer for MU0 instance
554     /* =====
555     HseIpStatus = Hse_Ip_Init(MU0_INSTANCE_U8, &HseIp_MuState);
556     App_SetSuccessStatus(HSE_IP_STATUS_SUCCESS == HseIpStatus);
557 }
```

HSE CRYPTO DEMO



The screenshot shows an IDE with two panes. The left pane, titled 'Project Explorer', displays a project structure for 'Crypto_47478A_440_100: Debug_FLASH'. It includes folders for 'Includes', 'Generate', 'Mcal_Plugins', 'Project_Settings', 'inc', and 'src'. The 'src' folder is expanded, showing files: 'HSE_Util.c', 'main.c' (selected), 'Task_AesEncDecDemo.c', 'Task_HashDemo.c', and 'Task_MacGenVerDemo.c'. Below these is a 'Tresos_Project' folder containing 'readme.txt'. The right pane, titled 'main.c', shows the source code for the main function. The code includes comments for initialization and a conditional block for HSE status checks.

```
78
79 }
80
81 /* =====
82 /*   Initialization
83 /* =====
84 /* Initialize OsIf component. It will be used to measure ti
85 Std_ReturnType RetVal;
86 (void) RetVal;
87
88 /* Initialize Crypto driver */
89 Crypto_Init(NULL_PTR);
90
91 #if 1
92 /* if already format catalog ,erase NVM , new HSE-FW(0.0.12
93 if (TRUE == HSE_CheckStatus(HSE_STATUS_INSTALL_OK) )
94 {
95     HSE_EraseNVM();
96 }
97 #endif
98
99 /* Format HSE key catalogs (RAM + NVM) */
100 RetVal = Crypto_Exts_FormatKeyCatalogs();
101
102 Task_AesEncDecDemo();
103 Task_MacGenVerDemo();
104 Task_HashDemo();
105
106 #if 1
107     HSE_EraseNVM();
108 #endif
109
110 return (0);
111 }
```



Crypto.zip



SECURE BOOT

HSE SECURE BOOT MODE

Basic Secure Boot

- ✓ Only one application core is enabled (specified in IVT)
- ✓ GMAC based Authentication used with a key derived from ADK/P.
- ✓ Can be used only if SMR/CR based Secure Boot is not used.

Advanced Secure Boot

- ✓ Enables single or multiple cores (defined in the Core Rest table)
- ✓ Supports Symmetric Authentication Scheme (AES-CMAC, GMAC, HMAC, XCBC-MAC etc.)
- ✓ Supports RSA and ECC Signature verification schemes.
- ✓ Supports encrypted images (AEAD-GCM, AES-CTR)

HSE SECURE BOOT MODE


SHE Based Secure Boot

- ✓ Emulates SHE protocol based secure boot operation
- ✓ Can be enabled for any one core. SHE supports only CMAC based authentication scheme with user BOOT_MAC key.
- ✓ It is a variant of SMR Boot - the first entry into SMR (entry at index 0) can be used for SHE secure boot operation. HSE firmware identifies SHE secure boot by reading the Key handle in the SMR. If the key handle at entry index 0, is SHE BOOT_MAC key then HSE Firmware will initiate a SHE secure boot.

| Mode | Key | Scheme | SMR use | Number of protect regions | Proof location |
|-----------|-----------------|-------------|-------------------|---------------------------|-----------------|
| BSB | ADKP | GMAC | No | 1 | Application NVM |
| ASB | Sym or Asym key | MAC or Sign | Yes | Up to 8 | Secure NVM |
| SHE (ASB) | BOOT_MAC_KEY | CMAC | Yes (only SMR #0) | 1 | Secure NVM |




HSE SECURE BOOT MODE



BASIC SECURE BOOT


- Application Bootloader **either in non-secure way** or secure way by HSE.
- To support the Basic Secure Boot (BSB) the App Bootloader header includes some **extra configurations** such as Authentication Tag, Core ID
- The App Bootloader is signed by the Host using the “HSE Boot Data Sign” service. The generated tag has to be stored at the end of the header.

NOTE: APPBL will be ignored if SMR/CR installed





ADVANCED SECURE BOOT

A secure memory region (SMR) is defined by a start address and a size, associated to a proof of authenticity, either a MAC or an RSA/ECC signature, which authenticates the region's content.




SMR INSTALL

```
res = SMR_Install(0, <My Code>, <Tag>,  $K_a$ )
```



SMR VERIFY



SMR PARAMETERS

| Attribute | Data field | Description |
|----------------------------|----------------|---|
| Source address | pSmrSrc | SMR Source Address (External or internal Flash) |
| Size | smrSize | SMR Size |
| Destination address | pSmrDest | SMR destination address (System RAM) |
| Initial authenticity proof | pInstAuthTag[] | Initial Auth. Tag address (External or internal Flash) |
| Authentication scheme | authScheme | Verification Scheme (MAC, RSA, ECC) |
| Authentication key | authKeyHandle | NVM Key |
| Decryption parameters | smrDecrypt | Reference to SMR decryption values |
| Verification period | checkPeriod | Define the verification sequence period |
| SMR configuration flags | configFlags | Configuration flags for memory interface and the authenticity proof |
| SMR Version | versionOffset | offset in SMR where the image version can be found |



CR PARAMETERS



| Attribute | Data field | Description |
|---|------------------|---|
| Core identifier | coreId | A unique number that identifies a CPU-driven subsystem |
| Pre-boot SMR verification map | preBootSmrMap | A set of flags that define which SMR, indexed from 0 to 31 (bit #i for SMR #i) |
| Alternate Pre-boot SMR verification map | altPreBootSmrMap | A set of flags that define which SMR, indexed from 0 to 31 (bit #i for SMR #i) |
| Post-boot SMR verification map | postBootSmrMap | A set of flags that define which SMR, indexed from 0 to 31 (bit #i for SMR #i) |
| Reset address | pPassReset | A Value of the VTOR of associated application subsystem |
| Alternate reset address | pAltReset | Value of the VTOR of associated application subsystem if all the SMR defined in altSmrVerifMap pass the verification |
| Core boot option | startOption | Specifies whether the core is automatically started by the HSE at boot-time or if the CR entry is used for on-demand booting at run-time. |
| Sanctions on failed verification | crSanction | The sanction HSE applies for the CR entry if one of the associated SMR fails verification. |

BOOT SEQUENCE EXAMPLE



“I want Core #0 to boot only if HSE has successfully verified SMR0 & SMR1”
“If SMR0 & SMR1 does not verify, load the backup from SMR2 and boot the Core #0”


```
res = CR_Install(0, <My Boot>,  
PRE_BOOT=SMR0|SMR1, ALT_PRE_BOOT=SMR2)
```







BOOT SEQUENCE EXAMPLE



“Boot securely”




A



SMR / CR VERIFICATION & SANCTIONS

| SMR verification moment | PRE_BOOT | POST_BOOT | RUN_TIME | ON_DEMAND |
|--|--|--|---|--------------------------------------|
| Verification trigger | One-time automatic verification at reset | | Automatic verification at regular time interval | Verification on demand from host |
| Target use case | Strict secure boot | Parallel secure boot | Run-time integrity check - periodically | Run-time integrity check – on demand |
| Application core(s) status | Stop (Reset) | Running (when released in PRE_BOOT) | | |
| Sanctions applying when SMR verification fails (one selectable option) <div>Defined in CR table</div> | Keep associated core in reset | In this case, the reset address can be defined to be part of a SMR | | |
| | Release core to alternate reset addr. | | | |
| | Reset the device | | | |
| | All keys disabled | | | |
| | Associated keys not usable | | | |
| Sanction always applying when SMR verification fails <div>Defined in key attributes</div> | | | | |

BOOT SEQUENCE EXAMPLE




| SMR map | PRE_BOOT | | | | | PRE_BOOT ALT | | | | | POST_BOOT | | | | | RUN TIME | | | | |
|---------|----------|---|---|---|-----|--------------|---|---|---|-----|-----------|-----|---|---|-----|----------|-----|--|--|--|
| Core ID | 0 | 1 | 2 | 3 | ... | ... | 0 | 1 | 2 | ... | ... | ... | 3 | 4 | ... | 5 | ... | | | |
| 0 | X | | | | | | | X | | | | | | | | | | | | |
| 1 | | | X | | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | X | X | | | | | | |




BOOT SEQUENCE EXAMPLE

| SMR map | PRE_BOOT | | | | | PRE_BOOT ALT | | | | | POST_BOOT | | | | | RUN TIME | | | | |
|---------|----------|---|---|---|-----|--------------|---|---|---|-----|-----------|-----|---|---|-----|----------|-----|--|--|--|
| Core ID | 0 | 1 | 2 | 3 | ... | ... | 0 | 1 | 2 | ... | ... | ... | 3 | 4 | ... | 5 | ... | | | |
| 0 | X | | | | | | | X | | | | | | | | | | | | |
| 1 | | | X | | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | X | X | | | | | |



SECURE BOOT DEMO

The Demo includes secure boot cfg and app project.



NXP Semiconductors
Application Notes

Document Number: AN13465
Rev. 0.1.1.0, 12/2021

S32K3xx Secure Boot

1. Introduction

In this document, "startup" shall be understood as the phase that initiate after a reset at system (i.e. device) level; "secure boot" shall be understood as the process to ensure the integrity and authenticity of one or several application images being executed by one or several application CPU subsystems within the application domain. For a given application image, the secure boot process results in a PASS or FAIL response. A PASS response allows the application image to be executed by its targeted application CPU subsystem. A FAIL response triggers a sanction at system level.

The secure boot process is executed by the HSE. It is configured by (one of) the application CPU subsystem essentially to define where the application images should be fetched, how they should be verified, and what sanctions should apply in the event of a FAIL response to one or more images.

This document and related demo projects are valid for HSE-FW(FULL_MEM and AB_SWAP) version 0.1.1.0 and RTD version 1.0.0 only.

For more details, refer to the device's reference manual.

Contents

| | |
|---|----|
| 1. Introduction | 1 |
| 2. Overview | 2 |
| 2.1. Chip reset and boot flow | 2 |
| 2.2. The HSE interface | 2 |
| 2.3. Data synchronization with the HSE core | 3 |
| 2.4. Image Vector Table (IVT) | 5 |
| 2.5. AppBL | 6 |
| 2.6. Secure boot modes | 7 |
| 3. Prepare | 8 |
| 3.1. Install HSE FW | 8 |
| 3.2. Format catalogs | 9 |
| 3.3. Install keys | 10 |
| 3.4. Modify link file | 11 |
| 4. Advance Secure Boot | 13 |
| 4.1. Secure Memory Region (SMR) | 14 |
| 4.2. Core Reset (CR) | 18 |
| 4.3. SMR verification | 20 |
| 5. Basic Secure Boot | 26 |
| 5.1. Application debug key/password (ADKP) | 26 |
| 5.2. Configuration | 26 |
| 6. Enable Secure Boot | 27 |
| 6.1. Set BOOT_SEQ | 27 |
| 6.2. Update IVT | 28 |
| 7. Secure boot on AB swap | 28 |
| 7.1. Partition swapping service | 28 |
| 7.2. DCM status registers | 29 |
| 7.3. Implement secure boot | 29 |
| 8. Setup and test | 31 |
| 8.1. Import project | 31 |
| 8.2. Driver configuration | 31 |
| 8.3. Test steps | 32 |
| 8.4. Addition | 35 |
| 9. Performance | 36 |
| 9.1. Measure performance | 36 |
| 9.2. Performance data | 36 |
| 9.3. Improve performance | 38 |
| 10. Reference | 40 |

© 2017 NXP B.V.


COMPANY PROPRIETARY
INTERNAL USE ONLY




Secure Boot Demo and AN.zip



SECURE BOOT DEMO – A/B SWAP



SECURE BOOT DEMO – A/B SWAP



LIFE CYCLE & HOST DEBUG ACCESS

LIFE CYCLE INTRODUCTION

The Life Cycle (LC) is an important **one-way** internal device state closely related to ECU manufacturing, vehicle integration and failure analysis, which restricts access to certain HSE functionalities and debugging options.

| LC state | Description |
|----------|--|
| CUST_DEL | Device (i.e., NXP's IC) delivered to system integrator (i.e., NXP's customer) for ECU manufacturing and initial configuration. |
| OEM_PROD | ECU (device) delivered to the OEM for vehicle integration and final configuration. |
| IN_FIELD | ECU integrated in the vehicle and operating, this is the state of normal device use (and most secure state). |
| PRE_FA | Provide capabilities with Failure Analysis. |
| FA | ECU (device) failure, this is the state for functional testing of the IC. |

The below table lists the host debugging capabilities that are available depending on the LC state.

| LC state | Host debugging capabilities |
|----------|--|
| CUST_DEL | Host debug open (unrestricted) |
| OEM_PROD | Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE) |
| IN_FIELD | Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE) |
| PRE_FA | Host debug protected (with ADKP) or permanently disabled (see DEBUG_DISABLE) |
| FA | Host debug open |



LIFE CYCLE INTRODUCTION


The LC states link with the HSE FW installation and configuration phases.

The LC can be advanced by two methods:

- The LCW in the IVT, changed by SBAF during start-up (reset)
- The HSE system attribute management service, changed by HSE during run-time

Pay special attention to the several points:


- Revert to a previous LC state is never possible
- The LC transition to PRE_FA|FA is only by NXP
- The LC transition to OEM_PROD|IN_FIELD is only possible when ADKP provisioned
- The LC transition is not possible through LCW in IVT if the user has installed the HSE FW



LIFE CYCLE INTRODUCTION

Some important One Time Programmed (OTP) fields (mainly for JTAG debug protection feature) in UTEST Flash area which were used in this project are shown in the right table.

To realize the JTAG debug protection feature, the users must strictly follow the below work sequence.



| Start (hex) | End (hex) | Description | Details |
|-------------|-----------|--|--|
| 1B00_0000 | 1B00_0007 | HSE Firmware Feature Usage Flag | This flag indicates whether application intend to use HSE firmware on the device. |
| 1B00_0040 | 1B00_0047 | Unique Unique Identifier (UID) | The UID is provisioned by NXP in application NVM to identify each device from any other. |
| 1B00_0080 | 1B00_008F | Debug password (CUST_DB_PSWD_A) | When HSE Firmware Feature Flag is disabled, this location stores the password for Password secure debug authentication mode. |
| 1B00_0200 | 1B00_0207 | Debug Auth Flag | This flag indicates whether changing the secure debug authentication mode from Password to Challenge Response (CR). |
| 1B00_0208 | 1B00_020F | IVT_XRDC_GMAC Flag | This flag indicates whether enabling the IVT_AUTH feature. |
| 1B00_0220 | 1B00_022F | Lifecycle slot 1: CUST_DEL | DCM determines the LC of the chip by reading these LC slots from the UTEST Flash Memory during reset phase. |
| 1B00_0230 | 1B00_023F | Lifecycle slot 2: OEM_PROD | DCM determines the LC of the chip by reading these LC slots from the UTEST Flash Memory during reset phase. |
| 1B00_0240 | 1B00_024F | Lifecycle slot 3: IN_FIELD | DCM determines the LC of the chip by reading these LC slots from the UTEST Flash Memory during reset phase. |
| 1B00_0250 | 1B00_025F | Lifecycle slot 4: PRE_FA | DCM determines the LC of the chip by reading these LC slots from the UTEST Flash Memory during reset phase. |
| 1B00_0260 | 1B00_026F | Lifecycle slot 5: FA | DCM determines the LC of the chip by reading these LC slots from the UTEST Flash Memory during reset phase. |
| 1B00_0370 | 1B00_037F | APP_DBG_PASSWORD | When HSE Firmware Feature Flag is enabled, this location stores the ADKP for Password/CR secure debug authentication mode. |
| | | R/W for any Master in all LCs | |
| | | R/W blocked for any MASTER except HSE (read only) for LC >CUST_DEL | |
| | | Write blocked for any Master except HSE for LC > MCU_PROD | |



PROGRAM ADKP

The 128-bit Application Debug **Key** / **Password** (ADKP) is a very important OTP HSE system attribute, which closely related to such as secure debug, LC advancement and IVT authentication features.

| HSE system attributes | Size | Description |
|-----------------------|----------|--|
| AUTH_MODE | 8 bits | <ul style="list-style-type: none"> - When 0(default): static authentication (password) - When 1: dynamic authentication (challenge / response) |
| ADKP | 128 bits | <ul style="list-style-type: none"> - If AUTH_MODE equals 0, ADKP is a password - If AUTH_MODE equals 1, ADKP is a cryptographic key |
| ADKP_MASTER | 8 bits | <ul style="list-style-type: none"> - When 0 (default): the input value is ADKP and is written “as is” in secure NVM - When 1: the input value is considered as a master debug key and is diversified with the device’s UID before being written in secure NVM |

```


/*****
 * Function:   ProgramAdkp
 * Description: Function for programming ADK/P request without HSE firmware.
 *             It is a write-once operation.
 *****/
hseSrvResponse_t ProgramAdkp(void)
{
    Fls_CheckStatusType write_status = FLS_JOB_FAILED;

    write_status = HostFlash_Program(
        (uint32_t)UTEST_ADKP_WITHOUT_HSE_ADDRESS,
        (uint8_t*)applicationDebugKeyPassword,
        (uint32_t)16U
    );

    /* check if flash write was successful else will be stuck */
    ASSERT( write_status == FLS_JOB_OK );
    return HSE_SRV_RSP_OK;
}

```


86 EXTERNAL USE




PROGRAM ADKP – NORMAL ADKP PROVISIONING

This is the commonly used ADKP provisioning process (only allowed in CUST_DEL LC with SU rights), which requires the user to provide the pointer to 16 bytes of plain ADKP stored in user space.

- This allows to provision a device-dependent debug key (or password) and use the ADKP as a master debug key
- The device-dependent key can be calculated based on the UID and the knowledge of the master debug key is never shared



Without UID diversified



With UID diversified



SECURE DEBUG – AUTHENTICATION MODE

The host debug is either open or protected (closing the debugger access through the JTAG interface, until the SBAF authenticates the debugger successfully) depending on the LC state.

| Authentication mode | Description |
|------------------------------|--|
| Static (Password) | The ADKP is a password which is provided in plain form by the debugger. |
| Dynamic (Challenge Response) | The ADKP is a key which is used by the debugger to calculate a response to a random challenge. |

There are two available secure debug authentication modes, which can be configured by the host via the HSE “set attribute” service (HSE_DEBUG_AUTH_MODE_ATTR_ID), only allowed in **CUST_DEL** LC stage.

The debugger runs the authentication process through the JTAG interface via two registers:

- JIN is a 256-bit input data register (debugger → device)
- JOUT is a 256-bit output data register (device → debugger)

| Static or dynamic authentication | Use UID as a diversification parameter |
|----------------------------------|--|
| Static | Without UID diversified |
| Static | With UID diversified |
| Dynamic | Without UID diversified |
| Dynamic | With UID diversified |


When the debugger authentication fails, the debugger **must reset** the device before trying to connect again and authenticate itself.

SECURE DEBUG – AUTHENTICATION MODE




• Static

- The debugger is expected to provide the same preconfigured password after each reset for debug unlocking.



• Dynamic

- The debugger is expected to write a different response after each reset.



SECURE DEBUG DEMO AND AN

```
int main(void)
{
    /* ***** BSP Ini
    BSP_Init();

    /* This is only for devices without HSE but ne
    #if SECURE_DEBUG_WITHOUT_HSE_TEST
    /* ***** Configure Secure Debug
    Fls_CheckStatusType write_status = FLS_JOB_FAI

    /* 0xDADADADA|0xBABABABA - OEM_PROD|IN_FIELD *
    uint8_t lcwValue[4] = {0xBA, 0xBA, 0xBA, 0xBA}

    /* Erase the location before a new LCW can be
    ASSERT(FLS_JOB_OK == HostFlash_EraseSector(LF_

    write_status = HostFlash_Program(
        (uint32_t)(LF_CONFIG_ADDR),
        (uint8_t*)(lcwValue),
        4UL
    );
    ASSERT(FLS_JOB_OK == write_status);

    /* Program ADKP 0x1B000080 */
    gsrvResponse = ProgramAdkp();
    ASSERT(HSE_SRV_RSP_OK == gsrvResponse);
#else
    /* ***** Install
    if( FALSE == checkHseFwFeatureFlagEnabled() )
    {
```

S32K3xx Lifecycle Management

1. Introduction

The Life Cycle (LC) is an important one-way internal device state closely related to ECU manufacturing, vehicle integration and failure analysis, which restricts access to certain HSE functionalities and host debugging options. This document demonstrates the limitation in each LC stage and the typical LC work schedule, including ADKP provision, Super User (SU) rights management, secure debug authentication based on typical JTAG debuggers and so on, which helps customers to understand how to manage LC on the S32K3xx devices.

The LC states link with the HSE firmware installation and configuration phases, when moving toward the different configuration phases, the host can advance the LC by using the LCW within the IVT or via the HSE system attribute management services.

This document and related demo projects are valid for HSE-FW(FULL_MEM) version 0.1.1.0 and RTD version 1.0.0 only.

For more details, refer to the device's reference manual.

Contents

| | |
|--|----|
| 1. Introduction | 1 |
| 2. Overview | 2 |
| 2.1. Life Cycle (LC) | 2 |
| 2.2. Image Vector Table (IVT) | 3 |
| 2.3. Advanced Secure Boot (ASB) | 5 |
| 2.4. Chip reset and boot flow | 6 |
| 2.5. UTTEST Flash Memory | 7 |
| 3. Program ADKP | 7 |
| 3.1. Device without HSE Firmware installed | 7 |
| 3.2. Device with HSE Firmware installed | 8 |
| 4. Advance LC | 10 |
| 4.1. Device without HSE Firmware installed | 10 |
| 4.2. Device with HSE Firmware installed | 11 |
| 5. Secure Debug | 11 |
| 5.1. Authentication mode | 11 |
| 5.2. Secure Debug Assist Flash (SDAF) | 13 |
| 5.3. Authentication flow | 14 |
| 6. Super User (SU) rights | 21 |
| 6.1. Definition | 21 |
| 6.2. Execution rights after reset | 22 |
| 6.3. Requesting for SU rights | 22 |
| 7. Typical LC work schedule | 23 |
| 7.1. Overview | 23 |
| 7.2. Setup and test | 24 |
| 8. Reference | 32 |

© 2017 NXP B.V.

COMPANY PROPRIETARY
INTERNAL USE ONLY



LifeCycle DEMO Project.zip




SOME IMPORTANT NOTES


NOTE -- HSE Doesn't WORK AFTER FAST WAKEUP

- ✓ When using fast wakeup, the HSE is not initialized and can not be use after boot

Normal standby exit procedure



Fast standby exit procedure



NOTE -- INCONSISTENT DATA BY **CACHE**

- ✓ The M7 core and HSE have data synchronization problems. Pay attention to putting some key information in the non-cacheable area.
- ✓ Any variables(hseSrvDescriptor, input/output length/size...) used in the interaction between the core and HSE need to be placed in a non-cacheable area (DTCM, non-cacheable SRAM...).

PROGRAM CODE

```
#define CRYPTO_START_SEC VAR CLEARED 32 NO CACHEABLE
#include "Crypto_MemMap.h"

static uint32 App u32HashResultSize;

#define CRYPTO_STOP_SEC VAR CLEARED 32 NO CACHEABLE
#include "Crypto_MemMap.h"

#define CRYPTO_START_SEC VAR INIT 32 NO CACHEABLE
#include "Crypto_MemMap.h"

static uint32 App u32CmacResultSize = APP_CMAT_TAG_SIZE;

static uint32 App u32MacStreamResultSize = APP_CMAT_TAG_SIZE;

#define CRYPTO_STOP_SEC VAR INIT 32 NO CACHEABLE
#include "Crypto_MemMap.h"
```

MCAL BSS



MCAL DATA



LINKFILE

```
.non_cacheable_bss (NOLOAD) :
{
    . = ALIGN(16);
    __non_cacheable_bss_start = .;
    *(.mcal_bss_no_cacheable)
    . = ALIGN(4);
    __non_cacheable_bss_end = .;
} > int_sram_no_cacheable

.non_cacheable_data : AT(__non_cacheable_data_rom)
{
    . = ALIGN(4);
    __non_cacheable_data_start__ = .;
    . = ALIGN(4096);
    __interrupts_rom_start = .;
    . += __interrupts_rom_end - __interrupts_rom_start;
    . = ALIGN(4);
    __interrupts_rom_end = .;
    *(.mcal_data_no_cacheable)
    . = ALIGN(4);
    *(.mcal_const_no_cacheable)
    . = ALIGN(4);
    HSE_LOOP_ADDR = .;
    LONG(0x0);
    __non_cacheable_data_end__ = .;
} > int_sram_no_cacheable
```

NOTE -- HSE FW & SBAF COMPATIBILITY

- ✓ Check with latest HSE RM document to update sBAF to make it full compatibility with HSE FW.


14.3 HSE Firmware and Secure BAF release version compatibility

The below table lists the compatibility between the HSE firmware and the SBAF for S32K344 and S32K342 devices. For all other devices of S32K3 family, all HSE FW versions are compatible with SBAF.


Table 143: HSE Firmware and Secure BAF release version compatibility

| Secure BAF version number | HSE FW version number | Remarks |
|---------------------------|---|--|
| 00 05 00 00 00 08 00 11 | 00 05 00 00 00 08 00 03 or 00 05 00 00 08 08 00 08 | Fully Compatible. All functionalities of HSE Firmware supported. |
| 00 05 00 00 00 08 00 11 | 00 05 00 00 00 0A 00 00 or higher | All functionality supported except firmware update service HSE_SRV_ID_FIRMWARE_UPDATE is not supported. |
| 00 05 00 00 00 09 04 00 | 00 05 00 00 00 08 00 03 or 00 05 00 00 08 08 00 08 | Not compatible. |
| 00 05 00 00 00 09 04 00 | 00 05 00 00 00 0A 00 00 or higher | Fully Compatible. All functionalities of HSE Firmware supported. |

Full mem SBAF version 00 05 00 00 00 09 04 00



AB swap SBAF version 01 05 00 00 00 09 04 00



NOTE – CLOCK CONFIGURATION

- ✓ The proper operation of the HSE subsystem depends on the correct configuration of the clocks CORE_CLK, HSE_CLK, AIPS_SLOW_CLK, AIPS_PLAT_CLK, etc. Therefore, users need to follow the **clock option in the S32Kxx-RM**, otherwise the HSE may not operate properly, or even HSE FW will be erased.

- ✓ **Note that K312 cannot be configured as clock option A**

| Clocking options | Option A | Option B | Option C | Option D | Option E | Option E2 | Option F | Option G |
|---|--|--|--|-----------------------|---|--|--|--|
| | High-performance mode | Reduced speed mode | Boot (default) Standby configuration (for low dynamic current consumption) | FIRC divider bypassed | Low speed Run mode, clocked by divided FIRC | Very low speed Run mode, clock by divided FIRC | Operation in 1:1 mode with core and AXBS at same speed | PLL providing 48 MHz (test bench use case) |
| System clock source (SYS_CLK) | PLL_PHI0_CLK | PLL_PHI0_CLK | FIRC_CLK ÷ 2 | FIRC_CLK | FIRC_CLK ÷ 2 | FIRC_CLK ÷ 16 | PLL_PHI0_CLK | PLL_PHI0_CLK |
| PLL VCO frequency | 480 MHz | 480 MHz | — | — | — | — | 480 MHz | 480 MHz |
| PLL_PHI1_CLK | K344: 240 MHz (VCO ÷ 2) K342: 160 MHz (VCO ÷ 3) | K344: 240 MHz (VCO ÷ 2) K342: 160 MHz (VCO ÷ 3) | — | — | — | — | K344: 240 MHz (VCO/2) K342: 160 MHz (VCO/3) | — |
| PLL_PHI0_CLK | 160 MHz (VCO ÷ 3) | 120 MHz (VCO ÷ 4) | — | — | — | — | 160 MHz (VCO ÷ 3) | 96 MHz (VCO ÷ 5) |
| CORE_CLK (application cores, AXBS, SRAM, AIPS0, | 160 MHz (SYS_CLK) | 120 MHz (SYS_CLK) | 24 MHz (FIRC_CLK ÷ 20) | 48 MHz (FIRC) | 3 MHz ((FIRC ÷ 2) ÷ 8) | 187.5 kHz ((FIRC ÷ 2) ÷ 128) | 80 MHz (SYS_CLK ÷ 2) | 48 MHz (SYS_CLK ÷ 3) |

The chip supports 1:1 clocking mode, whereby the core(s) are clocked at the same frequency as the slave ports (flash memory, PRAM controller, AIPS controller). [Option F - Operation in 1:1 mode with CORE_CLK and AXBS_CLK at same speed](#) supports this requirement.

The frequencies in the table above are maximum frequencies for a specific clock. However, any clock frequency selected must adhere to the same clock divider ratios shown in [Clocking use case examples](#).



NOTE – HSE CLOCK GASKET SETTING FOR S32K312

31.8 Reduced clock mode configuration

If you use clocking option B (Reduced clock mode configuration), the application sets the “dcf_client_utest_misc” DCF record to enable Reduced Clock mode. See the DCF clients file attached to the S32K3xx reference manual for more information on DCF records.

Must write DCF to configure FXOSC frequency and option B

```
#if 1
uint8_t isWriteDCF = 0 ;
if( 1 == isWriteDCF )
{
    /* enable utest fxosc usage and dcf clock option
     * with pll enable in ivt.beq, secure boot
     * verification can be accelerated */
    EnableFXOSCUsage();

    ChangeDcfClockOption();
}
#endif
```

| | | | | |
|----------------------------|-------|---|---|---|
| HSE_CLK_MODE_AND_GSKT_CTRL | 30-29 | hse Clock mode selection and Bypass HSE IAHB gasket control | These bits control the HSE clock control and HSE_IAHB gasket operation in different clocking options as listed in field descripton. | <p>The values in different clocking options are as listed below:</p> <p>00 = Applicable for clocking option A. (<i>non_cust: and HSE 60MHz configuration in option B</i>)</p> <p>Ratio of 1:2 in between HSE subsystem programming interface clock (AIPS_SLOW_CLK) and HSE module clock (HSE_CLK). HSE_IAHB gasket enabled.</p> <p>01 = Applicable for clocking option C, D, E, E2, and F.</p> <p>Ratio of 1:2 in between HSE subsystem programming interface clock (AIPS_SLOW_CLK) and HSE module clock (HSE_CLK). HSE_IAHB gasket bypass.</p> <p>1x = 10b and 11b both are applicable for clocking option A+ (<i>non_cust: for S32K388</i>) and B (<i>non_cust: HSE 120MHz mode configuration in option B</i>) in same way.</p> <p>Ratio of 1:4 in between HSE subsystem programming interface clock (AIPS_SLOW_CLK) and HSE module clock (HSE_CLK). HSE_IAHB gasket enabled.</p> |
|----------------------------|-------|---|---|---|



NOTE – HSE GPR

- ✓ The HSE GPR(0x4039C028) provides some information about the internal working status of the HSE. In case of some abnormal conditions that prevent the HSE from working or the firmware is erased, the user should immediately check the HSE GPR value and save it for further analysis.

14.2.6.2 HSE GPR Register 3

Secure BAF updates status bits on HSE GPR Register 3 (0x4039C028) as explained in below table.

Table 136: Status Bits on HSE GPR Register 3 (0x4039C028)

| Bit # | Description |
|-------|---|
| 31... | Reserved |
| 5 | Application cores booted in Recovery mode by SBAF. |
| 4 | No HSE Firmware is present in Device due to Erase performed by SBAF Handshake logic. This bit resets on presence of valid HSE Firmware. |
| 3 | HSE Firmware from Data flash area is erased by SBAF Handshake logic in current reset cycle. |
| 2 | HSE Firmware from code flash area is erased by SBAF Handshake logic in current reset cycle. |
| 1 | MU interface is enabled for installation of HSE Firmware. |
| 0 | HSE FW is present and SBAF Booted HSE Firmware |
| 6 | Indicates that SBAF performs the debug authentication. |



NOTE – FLASH synchronization

- ✓ To avoid synchronization issues, HSE Firmware sets the write block whenever it is executing or reading from a block and sets the read block CONFIG_GPR3 at the address (0x4039C028).

Don't neglect not to perform HSE key related operations after operating MCAL-EEPROM to avoid D-FLASH read/write conflicts

Table 130: HSE_READ_WRITE_LOCK REGISTER (CONFIG_GPR3 address 0x4039C028)

| Bit # | Num of bits | Application Access | Description |
|-------|-------------|--------------------|---|
| 30-31 | 2 | R | Reserved |
| 29 | 1 | R | Application Flash Read is Blocked for Block 4 |
| 28 | 1 | R | Application Flash Read is Blocked for Block 3 |
| 27 | 1 | R | Application Flash Read is Blocked for Block 2 |
| 26 | 1 | R | Application Flash Read is Blocked for Block 1 |
| 25 | 1 | R | Application Flash Read is Blocked for Block 0 |
| 24 | 1 | R | Application Flash Read is Blocked for UTEST |
| 22-23 | 2 | R | Reserved |
| 21 | 1 | R | Application Program and Erase Blocked for Block 4 |
| 20 | 1 | R | Application Program and Erase Blocked for Block 3 |
| 19 | 1 | R | Application Program and Erase Blocked for Block 2 |
| 18 | 1 | R | Application Program and Erase Blocked for Block 1 |
| 17 | 1 | R | Application Program and Erase Blocked for Block 0 |
| 16 | 1 | R | Application Program and Erase Blocked for UTEST |
| 0-15 | 15 | R | Used for other applications |

Note :

Data Flash is indicated at different flash blocks for different devices.

For 4MB/8MB devices the data flash is denotes by Block 4.

For 2MB/1MB devices the data flash is denotes by Block 2.

For 6MB devices the data flash is denotes by Block 3.

Application needs to read from CONFIG_GPR3 before read or write on flash so the synchronization issue can be avoided between HSE and application core(s).

Important!

In AB_SWAP configuration, HSE_READ_WRITE_LOCK REGISTER work on physical flash Blocks and not on swapped blocks. In case of higher block being active and firmware is executing from physical block 1 (for 2MB devices) and physical block 3 (for 4MB devices) although the addressing of flash still represents to block 0 and block 1 respectively.

NOTE – FLASH synchronization

- ✓ The FLASH will **continue to be occupied** after the HSE execution service is completed, and if the M7 core performs the FLASH erase or write, the operation will fail.
- ✓ In debug window, found c40 flash - Module Configuration Status (MCRS) - Program and Erase Protection Error (PEP) report an error.

| | |
|-----|--|
| 17 | Program and Erase Protection Error |
| PEP | PEP provides information about program and erase operations with respect to protection errors. A protection error occurs if a program is attempted to a locked sector or super sector, or if an erase is selected to a locked sector or super sector. This is evaluated prior to the operation beginning, and if an error is detected, high voltage operations (either a Program or Erase) will not be attempted for this request. <div>NOTE</div> <div>If a location has both OTP and Lock protection, the response from the NVM will be PEP=1 only.</div> If PEP is asserted, it must be cleared prior to attempting another high voltage operation. Since this bit is a status flag, it must be cleared to a 0 by writing a 1 to the register location. A write of 0 has no effect. 0b - Program and erase protection errors do not exist 1b - Previous program or erase protection error encountered |

```
/* check if HSE is locked flash */
while ( 1 == HostFlash_CheckHseFlashLock() );

SuspendAllInterrupts();
/* Erase sector */
C40_Ip_Status = C40_Ip_MainInterfaceSectorErase(vSector, FLS_MASTER_ID);
HOST_FLASH_ASSERT((STATUS_C40_IP_BUSY == C40_Ip_Status) || (STATUS_C40_IP_SUCCESS == C40_Ip_Status));
do
{
    C40_Ip_Status = STATUS_C40_IP_SUCCESS ;
    C40_Ip_Status = C40_Ip_MainInterfaceSectorEraseStatus();
    HOST_FLASH_ASSERT((STATUS_C40_IP_BUSY == C40_Ip_Status) || (STATUS_C40_IP_SUCCESS == C40_Ip_Status));
}
while (STATUS_C40_IP_BUSY == C40_Ip_Status);
ResumeAllInterrupts();
```

```
13 /* add check HSE flash lock function before erase or write s */
14 @bool HostFlash_CheckHseFlashLock(void)
15 {
16     volatile uint32_t HseGprVal;
17     bool IsHseFlashLock;
18
19     HseGprVal = *( (uint32_t*)HSE_GPR_3_ADDR );
20     IsHseFlashLock = (0 != (HseGprVal & HSE_FLASH_LOCK)) ? 1 : 0;
21
22     /* stop if HSE is locked flash */
23     #if 0
24     HOST_FLASH_ASSERT(0 == IsHseFlashBlock);
25     #endif
26
27     return IsHseFlashLock ;
28 }
--
```

NOTE – HSE FIRRC divider in RTD 2.0.0 clock init

- ✓ After the HSE FW is installed, the highest 3 bits of the GPR register are set to 0, which means that the application core **cannot** change the FIRRC divider. However, the current RTD 2.0.0 code doesn't check and change it directly, that makes Hardfault.

| Field | Function |
|---|---------------|
| 31-29 APP_CORE_A CC | FIRRC Divider |
| <div>NOTE</div> <div>While writing to this register, APP_CORE_ACC is RO and should not be changed from 0b101.</div> | |
| 101b - Application core can write this field [FIRRC_DIV_SEL] | |
| All other values - No access to application core | |

```
296  
297 if (FALSE == TimeoutOccurred)  
298 {  
299     RegValue = IP_CONFIGURATION_GPR->CONFIG_REG_GPR;  
300     if((RegValue & 0xA0000000) == 0xA0000000)  
301     {  
302         RegValue &= ~CONFIGURATION_GPR_CONFIG_REG_GPR_FIRRC_DIV_SEL_MASK;  
303         RegValue |= CONFIGURATION_GPR_CONFIG_REG_GPR_FIRRC_DIV_SEL(DividerValue);  
304         IP_CONFIGURATION_GPR->CONFIG_REG_GPR = RegValue;  
305     }  
306 }
```

Add the FIRRC access checking code

```
main.c main.c exceptions.c system.c S32K344_MPU.h Mcu.c Mcu_Ipw.c Clock_Ip.c Clock_Ip_Divider.c  
254 #ifdef CLOCK_IP_FIRRC_DIV_SEL_HSEB_CONFIG_REG_GPR  
255 #define CLOCK_IP_WFI_EXECUTED MC_ME_PRTN0_CORE2_STAT_WFI_MASK  
256 static void Clock_Ip_SetFircDivSelHseBConfigRegGpr(Clock_Ip_DividerConfigType const* Config)  
257 {  
258     uint32 RegValue;  
259     uint32 DividerValue = 0U;  
260  
261     boolean TimeoutOccurred = FALSE;  
262     uint32 StartTime;  
263     uint32 ElapsedTime;  
264     uint32 TimeoutTicks;  
265     uint32 WfiStatus;  
266  
267     switch(Config->Value)  
268     {  
269         case 1U:  
270             DividerValue = 3U;  
271             break;  
272         case 2U:  
273             DividerValue = 1U;  
274             break;  
275         case 16U:  
276             DividerValue = 2U;  
277             break;  
278         default:  
279             /* No option in hardware for this value */  
280             break;  
281     }  
282  
283     /* if divider value option from configuration is valid */  
284     if (DividerValue != 0U)  
285     {  
286         /* Before access to CONFIG_REG_GPR register, driver should wait for Secure BAF to go in WFI  
287         by reading register PRTN0_CORE2_STAT. Wfi status will be checked. */  
288         Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);  
289         /* Wait for acknowledge to be cleared. */  
290         do  
291         {  
292             WfiStatus = (IP_MC_ME->PRTN0_CORE2_STAT & MC_ME_PRTN0_CORE2_STAT_WFI_MASK);  
293             TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);  
294         }  
295         while ((CLOCK_IP_WFI_EXECUTED != WfiStatus) && (FALSE == TimeoutOccurred));  
296  
297         if (FALSE == TimeoutOccurred)  
298         {  
299             RegValue = IP_CONFIGURATION_GPR->CONFIG_REG_GPR;  
300             RegValue &= ~CONFIGURATION_GPR_CONFIG_REG_GPR_FIRRC_DIV_SEL_MASK;  
301             RegValue |= CONFIGURATION_GPR_CONFIG_REG_GPR_FIRRC_DIV_SEL(DividerValue);  
302             IP_CONFIGURATION_GPR->CONFIG_REG_GPR = RegValue;  
303         }  
304     }  
305 }
```



NOTE – S32K324 install HSE FW failed and can't erase chip

- ✓ The newly shipped chip(probably after June or July of '22.) S32K324 is different from the sample P32K344 and already comes with the latest SBAF, which cannot support the old version of HSE FW installation.



After downloading the HSE FW install project (K3x4 ab swap 0.1.1.0) using PE micro, the chip will enter an unknown error state causing the chip not to be erased.

Need to use Jlink or Lauterbach to write it once to restore it to normal.

NOTE -- SRAM SIZE

- ✓ HSE core has SRAM internal, so there is no need to reserve SRAM memory for HSE. The total SRAM in link file could be used by application, while it is changed in example applications.

```
MEMORY
{
    int_flash           : ORIGIN = 0x00400000, LENGTH = 0x003D4000 /* 4096K - 176K (sBAF + HSE)*/
    int_itcm            : ORIGIN = 0x00000000, LENGTH = 0x00010000 /* 32K */
    int_dtcn            : ORIGIN = 0x20000000, LENGTH = 0x00020000 /* 64K */
    int_sram            : ORIGIN = 0x20400000, LENGTH = 0x0002DF00 /* 183.9K */
    int_sram_fls_rsv    : ORIGIN = 0x2042DF00, LENGTH = 0x00000100 /* 0.1K */
    int_sram_stack_c0   : ORIGIN = 0x2042E000, LENGTH = 0x00001000 /* 4KB */
    int_sram_stack_c1   : ORIGIN = 0x2042F000, LENGTH = 0x00001000 /* 4KB */
    int_sram_no_cacheable : ORIGIN = 0x20430000, LENGTH = 0x0000FF00 /* 64KB, needs to include int_res
    int_sram_results    : ORIGIN = 0x2043FF00, LENGTH = 0x00000100
    int_sram_shareable  : ORIGIN = 0x20440000, LENGTH = 0x00004000 /* 16KB */
    ram_rsvd2           : ORIGIN = 0x20444000, LENGTH = 0 /* End of SRAM */
}
```

NOTE -- S32K3X4 ITCM & DTCM SIZE

| Memory region Name | Single Core (Size) (S32K314) | Multi Core Lock Step Enable (Size) (S32K344) | Multi Core Lock Step Disable (Size) (S32K324) |
|---------------------------------|----------------------------------|--|---|
| SRAM | 0x20400000 - 0x2044FFFF (320 KB) | | |
| ITCM_0 | 0x01000000 - 0x01007FFF (32 KB) | 0x01000000 - 0x0100FFFF (64 KB) | 0x01000000 - 0x01007FFF (32 KB) |
| ITCM_1 | N/A | N/A | 0x01400000 - 0x01407FFF (32 KB) |
| DTCM_0 | 0x20000000 - 0x2000FFFF (64 KB) | 0x20000000 - 0x2001FFFF (128 KB) | 0x20000000 - 0x2000FFFF (64 KB) |
| DTCM_1 | N/A | N/A | 0x20400000 - 0x2040FFFF (64 KB) |
| ITCM_0 Alternate Address | 0x11000000 - 0x11007FFF (32 KB) | 0x11000000 - 0x1100FFFF (64 KB) | 0x11000000 - 0x11007FFF (32 KB) |
| ITCM_1 Alternate Address | 0x11400000 - 0x11407FFF (32 KB) | N/A | 0x11400000 - 0x11407FFF (32 KB) |
| DTCM_0 Alternate Address | 0x21000000 - 0x2100FFFF (64 KB) | 0x21000000 - 0x2101FFFF (128 KB) | 0x21000000 - 0x2100FFFF (64 KB) |
| DTCM_1 Alternate Address | 0x21400000 - 0x2140FFFF (64 KB) | N/A | 0x21400000 - 0x2140FFFF (64 KB) |

NOTE – Changes in the new released HSE FW (0.2.1.0)

| | | |
|---------|---------|---|
| Rev 2.0 | 06/2022 | <ol style="list-style-type: none">Updated the description of XRDC configuration at various places.IVT content is modified.HSE GPR registers are updated.Memory map of various K3 variants is updated.Added details about SHE UIDUpdated the UID usage for Provisioning a device-dependent ADKP.Updated the Secure ADKP Provisioning section.Added more clarifications in Debug section.Update the DH private/public keHDy descriptionUpdated the key provisioning usage when importing a key: a key imported in an encrypted format must be always authenticated (7.2.3.2 and 13.4 sections)Updated Secure Boot and Memory Verification Services: add the types of secure boot; updated the SMR entry to include the AAD dataAdded the section which captures the details of various SBAF and HSE firmware versions. |
|---------|---------|---|

When using RTD 201, the HSE interface has been replaced with 0.2.1.0(full mem)

If the firmware version used by the K344 is 0.1.1.0, an error will occur when executing the SMR install service in the secure boot demo.

Be careful with the HSE interface, it should be the same as the HSE FW version

Otherwise, some HSE services may not execute properly(e.g. secure boot – SMR install)

The HSE FW in the chip and HSE interface header file version need to be the same

```
Running Secure Boot CFG program
Hse-FW Version : 1.5.0.2.1.0 , AB_swap
using interface version : 0.5.0.2.1.0

AB_SWAP Active State : Active ,
AB_SWAP Active Region : High address, flash block 2,3(K3x4) / 1(K3x2)
```

```
Running Secure Boot CFG program
Hse-FW Version : 1.5.0.2.1.0 , AB_swap
using interface version : 1.5.0.2.1.0

AB_SWAP Active State : Active ,
AB_SWAP Active Region : High address, flash block 2,3(K3x4) / 1(K3x2)
```





SECURE CONNECTIONS
FOR A SMARTER WORLD